# **FMB** MB9A120L Series

32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M3 based Microcontroller MB9AF121K/L

Data Sheet (Full Production)



**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



# Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

#### **Advance Information**

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

#### Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

#### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

# **Full Production (No Designation on Document)**

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

# **FMB** MB9A120L Series

32-bit  $\text{ARM}^{\texttt{R}}$  Cortex  $\texttt{^{R}-M3}$  based Microcontroller MB9AF121K/L



# Data Sheet (Full Production)

# Description

The MB9A120L Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, DACs and Communication Interfaces (UART, CSIO, I<sup>2</sup>C, LIN).

The products which are described in this data sheet are placed into TYPE11 product categories in FM3 Family Peripheral Manual.

Note: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



# Features

#### • 32-bit ARM Cortex-M3 Core

- Processor version: r2p1
- Up to 40 MHz Frequency Operation
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

#### • On-chip Memories

[Flash memory]

- 64 Kbytes
- Read cycle: 0 wait-cycle
- · Security function for code protection

#### [SRAM]

This series contains 4 Kbyte on-chip SRAM memories that is connected to System bus of Cortex-M3 core.

• SRAM1: 4 Kbyte

#### • Multi-function Serial Interface (Max four channels)

- 4 channels without FIFO (ch.0, ch.1, ch.3, ch.5)
- Operation mode is selectable from the followings for each channel.
  - UART
  - CSIO
  - LIN
  - $I^2C$

# [UART]

- Full duplex double buffer
- Selection with or without parity supported
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- Various error detection functions available (parity errors, framing errors, and overrun errors)

# [CSIO]

- Full duplex double buffer
- · Built-in dedicated baud rate generator
- Overrun error detection function available

[LIN]

- LIN protocol Rev.2.1 supported
- Full duplex double buffer
- · Master/Slave mode supported
- LIN break field generation (can be changed to 13-bit to 16-bit length)
- LIN break delimiter generation (can be changed to 1-bit to 4-bit length)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

# $[I^2C]$

Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported



- A/D Converter (Max eight channels)
- [12-bit A/D Converter]
  - Successive Approximation type
  - Conversion time: 0.8  $\mu s @ 5 V$
  - Priority conversion available (priority at 2 levels)
  - Scanning conversion mode
  - Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)
- D/A Converter (Max one channel)
  - R-2R type
  - 10-bit resolution

#### • Base Timer (Max eight channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16-/32-bit reload timer
- 16-/32-bit PWC timer

• General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built-in. It can set which I/O port the peripheral function can be allocated to.


- Capable of pull-up control per pin
- Capable of reading pin level directly
- · Built-in the port relocate function
- Up to 51 high-speed general-purpose I/O Ports@64 pin Package
- Some ports are 5V tolerant

See ■List of Pin Functions and ■I/O Circuit Type to confirm the corresponding pins.

• Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters. Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot





#### Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer  $\times$  3ch.
- Input capture  $\times$  3ch.
- Output compare  $\times$  6ch.
- A/D activation compare  $\times$  1ch.
- Waveform generator × 3ch.
- 16-bit PPG timer × 3ch. IGBT mode is contained

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

• Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.
- External Interrupt Controller Unit
  - Up to 19 external interrupt input pins @ 64 pin Package
  - Include one non-maskable interrupt (NMI) input pin

#### • Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.

The Hardware watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the Hardware watchdog is active in any low-power consumption modes except RTC, Stop modes.

#### Clock and Reset

[Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

- Main Clock: 4 MHz to 48 MHz
- Sub Clock: 3
  - 32.768 kHz
- Built-in high-speed CR Clock: 4 MHz
- Built-in low-speed CR Clock: 100 kHz
- Main PLL Clock

[Resets]

- Reset requests from INITX pin
- Power-on reset
- Software reset
- Watchdog timers reset
- Low-voltage detection reset
- Clock Super Visor reset



- Clock Super Visor (CSV) Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.
  - If external clock failure (clock stop) is detected, reset is asserted.
  - If external frequency anomaly is detected, interrupt or reset is asserted.
- Low-Voltage Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

#### • Low-Power Consumption Mode

Four low-power consumption modes supported.

- Sleep
- Timer
- RTC
- Stop
- Debug Serial Wire JTAG Debug Port (SWJ-DP)
- Unique ID Unique value of the device (41-bit) is set.
- Power Supply Wide range voltage: VCC = 2.7 V to 5.5 V



# Product Lineup

-		
•	Memory	size

Product name		MB9AF121K/L
On-chip Flash memory		64 Kbytes
On-chip SRAM	SRAM1	4 Kbytes

### • Function

Funct	Product name		MB9AF121K	MB9AF121L				
Pin count			48/52 64					
			Corte	x-M3				
CPU	Freq.		40 N	ИНz				
Power sup	pply voltage range	2	2.7 V to	o 5.5 V				
(UART/C	ction Serial Interf SIO/LIN/I <sup>2</sup> C)	ace	4ch. (Max)ch.0, ch.1, ch.3, ch.5: No FIFO(In ch.5, only UART and LIN are available.)ch.0, ch.1, ch.3, ch.5: No F					
Base Time (PWC/Rel	er load timer/PWM/	PPG)	8ch. (	Max)				
	A/D activation compare	1ch.						
I	nput capture	3ch.						
MF-	Free-run timer	3ch.						
Timer C	Output compare	6ch.	1 unit					
V	Waveform generator	3ch.						
	PPG IGBT mode)	3ch.						
Dual Time	er		1 unit					
Real-Time	e Clock		1 unit					
Watchdog	g timer		1ch. (SW) +	- 1ch. (HW)				
External I	Interrupts		14 pins (Max) + NMI $\times$ 1	19 pins (Max) + NMI $\times$ 1				
I/O ports			36 pins (Max)	51 pins (Max)				
12-bit A/I	D converter		8ch. (1	l unit)				
10-bit D/A	A converter		1ch. (	Max)				
CSV (Clo	ock Super Visor)		Ye	28				
LVD (Low	w-Voltage Detecto	or)	2ch.					
Built-in C	High-spee	ed	4 M	IHz				
	Low-spee	d	100 kHz					
Debug Fu			SWJ-DP					
Unique II	)		Ye	28				

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.

It is necessary to use the port relocate function of the I/O port according to your function use. See Electrical Characteristics 4.AC Characteristics (3)Built-in CR Oscillation Characteristics for accuracy of built-in CR.



# Packages

Product name Package	MB9AF121K	MB9AF121L
LQFP: FPT-48P-M49 (0.5 mm pitch)	0	-
QFN: LCC-48P-M74 (0.5 mm pitch)	0	-
LQFP: FPT-52P-M02 (0.65 mm pitch)	0	-
LQFP: FPT-64P-M38 (0.5 mm pitch)	-	Ο
LQFP: FPT-64P-M39 (0.65 mm pitch)	=	O
QFN: LCC-64P-M25 (0.5 mm pitch)	-	O


# O: Supported

Note: See ■Package Dimensions for detailed information on each package.



# Pin Assignment


• FPT-64P-M38/M39




#### <Note>



DataSheet











DataSheet









# ■ List of Pin Functions

# • List of pin numbers

	Pin No				Disatata
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
1	1	1	VCC	-	-
			P50		
2	2	2	INT00_0	$\mathrm{H}^{*^1}$	Κ
			SIN3_1		
			P51		
3	3	3	INT01_0		K
5	5	5	SOT3_1		К
			(SDA3_1)		
			P52		
4	4	4	INT02_0		K
			SCK3_1		
			(SCL3_1)		
			P30	_	
5	-	-	TIOB0_1	E	K
			INT03_2		
			P31	_	
6	-	-	TIOB1_1	Е	K
			INT04_2		
			P32	_	
7	-	-	TIOB2_1	E	K
			INT05_2		
			P33	_	
8	-	-	INT04_0	Е	К
			TIOB3_1	_	
			ADTG_6		
			P39	_	
9	6	5	DTTI0X_0	Е	К
			INT06_0	_	
			ADTG_2		
			P3A	_	
			RTO00_0		
10	_	-	(PPG00_0)		
10	7	6	TIOA0_1	G	K
			INT07_0	-	
			SUBOUT_2	-	
			RTCCO_2		
			P3B	-	
11	8	7	RTO01_0 (PPG00_0)	G	J
			TIOA1_1	-	
			IIUAI_I		



	Pin No				Dia stata
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
			P3C		
			RTO02_0		
12	9	8	(PPG02_0)	G	K
		-	TIOA2_1		
			INT18_2		
			P3D		
10	10	0	RTO03_0		Ŧ
13	10	9	(PPG02_0)	G	J
			TIOA3_1		
			P3E		
			RTO04_0		
14	11	10	(PPG04_0)	G	K
			TIOA4_1		
			INT19_2		
			P3F		
15	10	11	RTO05_0		т
15	12	11	(PPG04_0)	G	J
			TIOA5_1		
16	13	12	VSS	-	-
17	14	13	С	-	-
18	15	14	VCC	-	-
10	1.5	15	P46	5	Б
19	16	15	X0A	D	F
20	17	16	P47	D.	G
20	17	16	X1A	D	G
21	18	17	INITX	В	С
			P49		
	19	18	TIOB0_0		
22		10	INT20_1	— К	K
			DA0_0		
	-	-	SOT3_2 (SDA3_2)		
			P4A		
	20	19	TIOB1_0	—	
23	20	17	INT21_1	E	K
25			SCK3_2		i i i i i i i i i i i i i i i i i i i
	-	-	(SCL3_2)		
			P4B		
			TIOB2_0		
24	-	-	INT22_1	E	K
			IGTRG_0	—	
			P4C		
25			TIOB3_0	E	K
23	-	-	INT12_0		K
			P4D		
26					V
26	-	-	TIOB4_0	E	K
			INT13_0		



DataSheet

	Pin No			I/O circuit	Din state	
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	type	Pin state type	
<u> </u>			P4E			
27	-	_	TIOB5_0	E	K	
		-	 INT06_2			
• •			PE0	~	-	
28	22	20	MD1	C	Е	
29	23	21	MD0	J	D	
20	24	22	PE2			
30	24	22	X0	— A	А	
21	25	22	PE3		р	
31	25	23	X1	A	В	
32	26	24	VSS	-	-	
33	-	-	VCC	-	-	
			P10			
34	27	25	AN00	F	L	
54	27	25	SCK1_1	1	L	
			(SCL1_1)			
		-	P11			
		-	AN01			
35	28	26	SIN1_1	F	М	
		-	INT02_1			
			FRCK0_2			
		-	P12			
36	20	27	AN02	F	L	
30	29	27	SOT1_1 (SDA1_1)	Г	L	
		-	IC00_2	_	-	
37	30	28	AVSS			
57	50	20	P14		-	
		-	AN04			
38	31	29	SIN0_1	F	М	
50	51	27	INT03_1			
		-	IC02_2			
			P15			
			AN05			
20	22		SOT0_1	— 		
39	32	30	(SDA0_1)	F	М	
			INT14_0			
			IC03_2			
40			P17	Е	К	
40	-	-	INT04_1	E	Γ	
41	33	31	AVCC		-	
42	34	32	AVRH	-		
43	35	33	AVRL		-	
44	-	-	P18	Е	J	
45	-	-	P19	Е	J	



	Pin No				Din state	
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type	
			P23			
			AN12			
46	37	34	SCK0_0	$I^{*2}$	М	
			(SCL0_0)			
			TIOA7_1			
			P22			
			AN13			
47	38	35	SOT0_0	I* <sup>2</sup>	М	
			(SDA0_0)			
			TIOB7_1			
			P21			
48	39	36	AN14	I* <sup>1</sup>	М	
40	37	50	SIN0_0	1	IVI	
			INT06_1			
49	41	37	P00	E	Ι	
49	41	57	TRSTX	E	1	
			P01			
50	42	38	ТСК	Е	Ι	
			SWCLK			
~ 1	10	20	P02		×	
51	43	39	TDI	E	Ι	
			P03			
52	44	40	TMS	Е	Ι	
			SWDIO	_		
			P04			
53	45	41	TDO	E	Ι	
			SWO	_		
			POA			
54	-	-	INT00_2	– E	K	
			POB			
55	-	-	TIOB6_1	E	K	
			INT18_0	_		
			POC			
56	-	-	TIOA6_1	E	K	
			INT19_0			
			POF			
			NMIX	-1		
57	46	42	SUBOUT_0	E	Н	
5,	10		CROUT_1			
			RTCCO_0			
			P62			
			P62 SCK5_0	E		
58	-	-	(SCL5_0)		J	
			ADTG_3	-1		
		1				



D	а	t	а	S	h	е	е	t	
---	---	---	---	---	---	---	---	---	--

	Pin No			I/O circuit	Din state
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	type	Pin state type
			P61		
			SOT5_0		
59	47	43	(SDA5_0)	Е	J
			TIOB2_2		
			DTTI0X_2		
			P60		K
	48	44	SIN5_0	I* <sup>2</sup>	
60			TIOA2_2		
			INT15_1		
			IGTRG_1		
<i>c</i> 1	40	45	P80	т	V
61	49	45	INT16_1	L	K
62	50	16	P81	, r	W.
62	50	46	INT17_1	L	K
63	51	47	P82	L	J
64	52	48	VSS	-	-
-	5, 21, 36, 40	-	NC		-

\*1:5 V tolerant I/O, without PZR function

\*2: 5 V tolerant I/O, with PZR function



# • List of pin functions

Pin				Pin No	
function	Pin name	Function description	LQFP-64	LQFP-52	LQFP-48
			QFN-64		QFN-48
ADC	ADTG_2		9	6	5
	ADTG_3	A/D converter external trigger input pin	58	-	-
	ADTG_6		8	-	-
	AN00		34	27	25
	AN01		35	28	26
	AN02		36	29	27
	AN04	A/D converter analog input pin.	38	31	29
	AN05	ANxx describes ADC ch.xx.	39	32	30
	AN12		46	37	34
	AN13		47	38	35
	AN14		48	39	36
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	10	7	6
0	TIOB0_0	Base timer ch.0 TIOB pin	22	19	18
	TIOB0_1	Base timer cir.0 110B pill	5	-	-
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	11	8	7
1	TIOB1_0	Bass times at 1 TIOD sin	23	20	19
	TIOB1_1	Base timer ch.1 TIOB pin	6	-	-
Base Timer	TIOA2_1		12	9	8
2	TIOA2_2	Base timer ch.2 TIOA pin	60	48	44
	TIOB2_0	Base timer ch.2 TIOB pin	24	-	-
	TIOB2_1		7	-	-
	TIOB2_2		59	47	43
Base Timer	TIOA3_1	Base timer ch.3 TIOA pin	13	10	9
3	TIOB3_0		25	-	-
	TIOB3_1	Base timer ch.3 TIOB pin	8	-	-
Base Timer	TIOA4_1	Base timer ch.4 TIOA pin	14	11	10
4	TIOB4_0	Base timer ch.4 TIOB pin	26	-	-
Base Timer	TIOA5_1	Base timer ch.5 TIOA pin	15	12	11
5	TIOB5_0	Base timer ch.5 TIOB pin	27	-	-
Base Timer	TIOA6_1	Base timer ch.6 TIOA pin	56	-	-
6	TIOB6_1	Base timer ch.6 TIOB pin	55	-	-
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	46	37	34
7	TIOB7 1	Base timer ch.7 TIOB pin	47	38	35
Debugger	SWCLK	Serial wire debug interface clock input pin	50	42	38
66		Serial wire debug interface data input /			
	SWDIO	output pin	52	44	40
	SWO	Serial wire viewer output pin	53	45	41
	TCK	J-TAG test clock input pin	50	42	38
	TDI	J-TAG test data input pin	51	43	39
	TDO	J-TAG debug data output pin	53	45	41
	TMS	J-TAG test mode state input/output pin	52	44	40
	TRSTX	J-TAG test reset input pin	49	41	37



Pin				Pin No			
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48		
External	INT00_0	E-townal interment or over at 00 in motion	2	2	2		
Interrupt	INT00_2	External interrupt request 00 input pin	54	-	-		
	INT01_0	External interrupt request 01 input pin	3	3	3		
	INT02_0	External interrupt request 02 input pin	4	4	4		
	INT02_1	External interrupt request 02 input pin	35	28	26		
	INT03_1	External interrupt request 03 input pin	38	31	29		
	INT03_2	External interrupt request 05 input pin	5	-	-		
	INT04_0		8	-	-		
	INT04_1	External interrupt request 04 input pin	40	-	-		
	INT04_2		6	-	-		
	INT05_2	External interrupt request 05 input pin	7	-	-		
	INT06_0	External interrupt request 06 input pin	9	6	5		
	INT06_1		48	39	36		
	INT06_2		27	-	-		
	INT07_0	External interrupt request 07 input pin	10	7	6		
	INT12_0	External interrupt request 12 input pin	25	-	-		
	INT13_0	External interrupt request 13 input pin	26	-	-		
	INT14_0	External interrupt request 14 input pin	39	32	30		
	INT15_1	External interrupt request 15 input pin	60	48	44		
	INT16_1	External interrupt request 16 input pin	61	49	45		
	INT17_1	External interrupt request 17 input pin	62	50	46		
	INT18_0	External interrupt request 18 input pin	55	-	-		
	INT18_2	External merrupt request 18 mput pm	12	9	8		
	INT19_0	External interrupt request 19 input pin	56	-	-		
	INT19_2		14	11	10		
	INT20_1	External interrupt request 20 input pin	22	19	18		
	INT21_1	External interrupt request 21 input pin	23	20	19		
	INT22_1	External interrupt request 22 input pin	24	-	-		
	NMIX	Non-Maskable Interrupt input pin	57	46	42		



Pin			Pin No		
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
GPIO	P00		49	41	37
	P01	General-purpose I/O port 0	50	42	38
	P02		51	43	39
	P03		52	44	40
	P04		53	45	41
	POA		54	-	-
	POB		55	_	_
	POC		56	_	-
	POF		57	46	42
	P10		34	27	25
	P11		35	28	26
	P12		36	29	27
	P14		38	31	29
	P15	General-purpose I/O port 1	39	32	30
	P17		40	-	-
	P18		40	_	-
	P19		45		_
	P19 P21		43	39	36
	P22	General-purpose I/O port 2	48	39	35
	P23	General-purpose 1/O port 2	47	37	33
	P23 P30		40 5		
				-	-
	P31	General-purpose I/O port 3	6	-	-
	P32		7	-	-
	P33		8	-	-
	P39		9	6	5
	P3A		10	7	6
	P3B		11	8	7
	P3C		12	9	8
	P3D		13	10	9
	P3E		14	11	10
	P3F		15	12	11
	P46		19	16	15
	P47		20	17	16
	P49		22	19	18
	P4A	General-purpose I/O port 4	23	20	19
	P4B		24	-	-
	P4C		25	-	-
	P4D		26	-	-
	P4E		27	-	-
	P50		2	2	2
	P51	General-purpose I/O port 5	3	3	3
	P52		4	4	4
	P60	General-purpose I/O port 6	60	48	44
	P61		59	47	43
	P62		58	-	-
	P80	General-purpose I/O port 8	61	49	45
	P81		62	50	46
	P82		63	51	47
	PE0		28	22	20
	PE2	General-purpose I/O port E	30	24	22
	PE3		31	25	23



Pin	Pin name	Function description	Pin No		
function			LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
Multi-	SIN0_0	Multi function sorial interface ch () input pin	48	39	36
function Serial O	SIN0_1	Multi-function serial interface ch.0 input pin	38	31	29
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in	47	38	35
	SOT0_1 (SDA0_1)	a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an $I^2C$ (operation mode 4).	39	32	30
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an $I^2C$ (operation mode 4).	46	37	34
Multi-	SIN1_1	Multi-function serial interface ch.1 input pin	35	28	26
function Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I <sup>2</sup> C (operation mode 4).	36	29	27
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an $I^2C$ (operation mode 4).	34	27	25
Multi-	SIN3_1	Multi-function serial interface ch.3 input pin	2	2	2
function Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in	3	3	3
	SOT3_2 (SDA3_2)	a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an $I^2C$ (operation mode 4).	22	-	-
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in	4	4	4
	SCK3_2 (SCL3_2)	a CSIO (operation mode 2) and as SCL3 when it is used in an $I^2C$ (operation mode 4).	23	-	-



Pin				Pin No	
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
Multi-	SIN5_0	Multi-function serial interface ch.5 input pin	60	48	44
function Serial 5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an $I^2C$ (operation mode 4).	59	47	43
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I <sup>2</sup> C (operation mode 4).	58	-	-
Multi- function	DTTI0X_0	Input signal of waveform generator to control outputs RTO00 to RTO05 of	9	6	5
Timer	DTTI0X_2	Multi-function timer 0.	59	47	43
0	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	35	28	26
	IC00_2	16-bit input capture input pin of	36	29	27
	IC02_2	Multi-function timer 0.	38	31	29
	IC03_2	ICxx describes channel number.	39	32	30
	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	10	7	6
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	11	8	7
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	12	9	8
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	13	10	9
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	14	11	10
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	15	12	11
	IGTRG_0	PPG IGBT mode external trigger input rin	24	-	-
	IGTRG_1	PPG IGBT mode external trigger input pin	60	48	44




DataShe	е	t
---------	---	---


Pin			Pin No		
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
Real-time	RTCCO_0	0.5 seconds pulse output pin of Real-time	57	46	42
clock	RTCCO_2	clock	10	7	6
	SUBOUT_0		57	46	42
	SUBOUT_2	Sub clock output pin	10	7	6
DAC	DA0_0	D/A converter ch.0 analog output pin	22	19	18
Reset	INITX	External Reset Input pin. A reset is valid when INITX="L".	21	18	17
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	29	23	21
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	28	22	20
Power			1	1	1
	VCC	Power supply Pin	18	15	14
			33	-	-
GND			16	13	12
	VSS	GND Pin	32	26	24
			64	$ \begin{array}{c} 7 \\ 46 \\ 7 \\ 19 \\ 18 \\ 23 \\ 22 \\ 1 \\ 15 \\ - \\ 13 \\ \end{array} $	48
Clock	X0	Main clock (oscillation) input pin	30	24	22
	X0A	Sub clock (oscillation) input pin	19	16	15
	X1	Main clock (oscillation) I/O pin	31	25	23
	X1A	Sub clock (oscillation) I/O pin	20	17	16
	CROUT_1	Built-in high-speed CR-osc clock output port	57	46	42
Analog Power	AVCC	A/D converter and D/A converter analog power supply pin	41	33	31
	AVRH	A/D converter analog reference voltage input pin	42	34	32
Analog	AVSS	A/D converter and D/A converter GND pin	37	30	28
GND	AVRL	A/D converter analog reference voltage input pin	43	35	33
C pin	С	Power supply stabilization capacity pin	17	14	13




■ I/O Circuit Type
















DataSheet
















# Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

# 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

# • Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

# • Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

# • Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

# • Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-3E

# • Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

### • Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

#### Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.


Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.





# • Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

### • Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
   When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

# • Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

#### • Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M $\Omega$ ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



# 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

- (2) Discharge of Static Electricity When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf



# Handling Devices

# • Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1  $\mu$ F be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin, between AVRH pin and AVRL pin near this device.

# • Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

# • Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

# • Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.


- Surface mount type
   Size : More than 3.2 mm × 1.5 mm
   Load capacitance : Approximately 6 pF to 7 pF
- Lead type Load capacitance : Approximately 6 pF to 7 pF



## Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




#### • Handling when using Multi-function serial pin as I<sup>2</sup>C pin If it is using the multi-function serial pin as I<sup>2</sup>C pins, P-ch transistor of digital output is always disabled. However, I<sup>2</sup>C pins need to keep the electrical characteristic like other pins and not to connect to the external I<sup>2</sup>C bus system with power OFF.

• C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor  $(C_S)$  for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about  $4.7\mu$ F would be recommended for this series.



# • Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.



#### Notes on power-on

Turn power on/off in the following order or at the same time. If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS.

Turning on : VCC  $\rightarrow$  AVCC  $\rightarrow$  AVRH

Turning off : AVRH  $\rightarrow$  AVCC  $\rightarrow$  VCC

#### • Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

• Differences in features among the products with different memory sizes and between Flash memory products and MASK products


The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

#### • Pull-Up function of 5 V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.





## Memory Size


See Memory size in ■Product Lineup to confirm the memory size.



# Memory Map Memory Map (1)

				- 0x41FF_FFFF	Peripherals Are
				- 084127_777	
	_				Reserved
	0xFFFF_FFF	Deserved			
	0xE010 0000	Reserved			
	0.2010_0000	Cortex-M3 Private	i i	0x4006_4000	
	0xE000_0000	Peripherals		0x4006_3000	Reserved
				0x4006_1000	Reserved
				0x4006_0000	Reserved
			i	0x4005_0000	Reserved
		Reserved		0x4004_0000	Reserved
			1	0x4003_C000	Reserved
			i i	0x4003_B000	RTC
			1	0x4003_A000	Reserved
	0x6000_0000		i	0x4003_9000	Reserved
		Decembral		0x4003_8000	MFS
	0	Reserved		0x4003_7000	Reserved
	0x4400_0000	32Mbytes	i i	0x4003_6000	Reserved
	0x4200_0000	Bit band alias	1	0x4003_5800 0x4003_5000	Reserved LVD
	074200_0000			0x4003_3000 0x4003_4000	Reserved
	0x4000_0000	Peripherals		0x4003_3000	GPIO
		Reserved		0x4003_2000	Reserved
	0x2400_0000			0x4003_1000	Int-Req.Read
	0x2200_0000	32Mbytes Bit band alias		0x4003_0000 0x4002_F000	EXTI Reserved
	0X2200_0000		i i	0x4002_E000	CR Trim
	0x2008_0000	Reserved		0x4002_9000	Reserved
	0x2000_0000	SRAM1	1	0x4002_8000	D/AC
	0x1FF8_0000	Reserved		0x4002_7000	A/DC
		Reserved		0x4002_6000	Reserved
	0x0020_8000	Reserved		0x4002_5000	Base Timer
	0x0020_0000	Reserved		0x4002_4000	PPG
See " • Memory Map	0x0010_0008	Reserved			
(2)" for the memory size details.	0x0010_0000	Security/CR Trim		0.4000 4000	Reserved
				0x4002_1000 0x4002_0000	MFT unit0
		Flash			Reserved
		T luon		0x4001_6000 0x4001_5000	Dual Timer
	0x0000_0000			0,4001_5000	
	- L		-	0x4001_3000	Reserved
			1	0x4001_2000	SW WDT HW WDT
			1	0x4001_1000 0x4001_0000	Clock/Reset
				0.4001_0000	
			1	0x4000_1000	Reserved
			i N	_ 0x4000_0000	Flash I/F





\*: See MB9A420L/120L/MB9B120J Series Flash Programming Manual to confirm the detail of Flash memory.



Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF		Flash Memory I/F register
0x4000_0000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF	-	Hardware Watchdog timer
 0x4001_2000		-	Software Watchdog timer
 0x4001_3000		APB0	Reserved
0x4001_5000			Dual-Timer
0x4001_6000	0x4001_FFFF	-	Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF	1	Base Timer
0x4002_6000	0x4002_6FFF		Reserved
0x4002_7000	0x4002_7FFF	APB1	A/D Converter
0x4002_8000	0x4002_8FFF		D/A Converter
0x4002_9000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt
0x4003_1000	0x4003_1FFF		Interrupt Source Check Resister
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF	-	Low-Voltage Detector
0x4003_5800	0x4003_5FFF	APB2	Reserved
0x4003_6000	0x4003_6FFF	AI D2	Reserved
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		Reserved
0x4003_A000	0x4003_AFFF		Reserved
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		Reserved
0x4005_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF	AHB	Reserved
0x4006_1000	0x4006_2FFF		Reserved
0x4006_3000	0x4006_3FFF		Reserved
0x4006_4000	0x41FF_FFFF		Reserved

# Peripheral Address Map



The terms used for pin status have the following meanings.

• INITX=0

This is the period when the INITX pin is the L level.

• INITX=1

This is the period when the INITX pin is the H level.

• SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 0.

• SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 1.

- Input enabled Indicates that the input function can be used.
- Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

• Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

- Setting disabled Indicates that the setting is disabled.
- Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

• Analog input is enabled Indicates that the analog input is enabled. SPA



# List of Pin Status

-								
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC n	mode, node, or ode state	
Pin		Power supply unstable	Power sup	pply stable	Power supply stable	Power su	pply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INIT SPL = 0	X = 1 SPL = 1	
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state		Hi-Z / Internal input fixed at 0	
А	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at 0/ or Input enable	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	state / When oscillation stops* <sup>1</sup> , Hi-Z /	Hi-Z /	Maintain previous state / When oscillation stops* <sup>1</sup> , Hi-Z / Internal input fixed at 0	
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	



Pin status type	Function group	Power-on reset or low-voltage detection state Power supply	INITX input state Power sup		Run mode or Sleep mode state Power supply	RTC n Stop m	er mode, mode, or node state upply stable	
		unstable	INITX = 0	INITX = 1	stable INITX = 1		X = 1	
		-			-	SPL = 0	SPL = 1	
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state		Hi-Z / Internal input fixed at 0	
F	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	
G	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	
	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at 0/ or Input enable	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state	Maintain previous state/When oscillation stops* <sup>2</sup> , Hi-Z / Internal input fixed at 0	Maintain previous state/When oscillation stops* <sup>2</sup> , Hi-Z / Internal input fixed at 0	
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	
Н	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain previous	Maintain previous	Maintain previous state	
Ι	GPIO selected	Setting disabled	Setting disabled	Setting disabled	state	state	Hi-Z / Internal input fixed at 0	



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC n	mode, node, or ode state
ä		Power supply	Power sup	ply stable	Power supply	Power su	pply stable
		unstable	INITX = 0	INITX = 1	stable INITX = 1		X = 1
		-	-	-	-	SPL = 0	SPL = 1
J	Resource selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
К	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled			
L	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled			
М	External interrupt enabled selected						Maintain previous state
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0



n status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC n	rmode, node, or ode state
Pin		Power supply unstable	Power sup	oply stable	Power supply stable		pply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1
		-	-	-	-	SPL = 0	SPL = 1
	Analog output selected	Setting disabled	Setting disabled	Setting disabled		*3	*4
N	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous		Maintain previous state
	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	state	Maintain previous state	Hi-Z / Internal input fixed at 0
	selected						

\*1: Oscillation is stopped at Sub timer mode, sub CR timer mode, RTC mode, Stop mode.

\*2: Oscillation is stopped at Stop mode.

\*3: Maintain previous state at timer mode. GPIO selected Internal input fixed at 0 at RTC mode, Stop mode.

\*4: Maintain previous state at timer mode. Hi-Z/Internal input fixed at 0 at RTC mode, Stop mode.



# Electrical Characteristics

# 1. Absolute Maximum Ratings

Deremeter	Symbol	Rat	ting	Unit	Domorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage <sup>*1, *2</sup>	V <sub>CC</sub>	V <sub>SS</sub> - 0.5	$V_{SS} + 6.5$	V	
Analog power supply voltage <sup>*1, *3</sup>	AV <sub>CC</sub>	V <sub>SS</sub> - 0.5	$V_{SS} + 6.5$	V	
Analog reference voltage <sup>*1, *3</sup>	AVRH	V <sub>SS</sub> - 0.5	$V_{SS} + 6.5$	V	
Input voltage*1	VI	V <sub>SS</sub> - 0.5	$V_{CC} + 0.5$ ( $\leq 6.5 \text{ V}$ )	v	
		V <sub>SS</sub> - 0.5	$V_{SS} + 6.5$	V	5 V tolerant
Analog pin input voltage* <sup>1</sup>	V <sub>IA</sub>	V <sub>SS</sub> - 0.5	$AV_{CC} + 0.5$ ( $\leq 6.5 \text{ V}$ )	v	
Output voltage* <sup>1</sup>	Vo	V <sub>SS</sub> - 0.5	$V_{CC} + 0.5$ ( $\leq 6.5 \text{ V}$ )	v	
Clamp maximum current	I <sub>CLAMP</sub>	-2	+2	mA	*7
Clamp total maximum current	$\Sigma [I_{CLAMP}]$		+20	mA	*7
L level maximum output current*4	I <sub>OL</sub>		10	mA	4 mA type
L level maximum output current.		-	20	mA	12 mA type
L level average output current* <sup>5</sup>	т		4	mA	4 mA type
L level average output current*	I <sub>OLAV</sub>	-	12	mA	12 mA type
L level total maximum output current	$\sum I_{OL}$	-	100	mA	
L level total average output current* <sup>6</sup>	$\sum I_{OLAV}$	-	50	mA	
<b>II</b> 11			- 10	mA	4 mA type
H level maximum output current* <sup>4</sup>	I <sub>OH</sub>	-	- 20	mA	12 mA type
It level eveness output cumont* <sup>5</sup>	т		- 4	mA	4 mA type
H level average output current* <sup>5</sup>	I <sub>OHAV</sub>	-	- 12	mA	12 mA type
H level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
H level total average output current* <sup>6</sup>	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	P <sub>D</sub>	-	350	mW	
Storage temperature	T <sub>STG</sub>	- 55	+ 150	°C	
*1. These parameters are based on the co					1

\*1: These parameters are based on the condition that  $V_{SS} = AV_{SS} = 0.0 V$ .

\*2:  $V_{CC}$  must not drop below  $V_{SS}$  - 0.5 V.

\*3: Ensure that the voltage does not exceed  $V_{CC}$  + 0.5 V, for example, when the power is turned on.


\*4: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

\*5: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

\*6: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.



- \*7:
  - See ■List of Pin Functions and ■I/O Circuit Type about +B input available pin.
  - Use within recommended operating conditions.
  - Use at DC voltage (current) the +B input.
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the device drive current is low, such as in the low-power consumpsion modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
  - Note that if a +B signal is input when the device power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
  - The following is a recommended circuit example (I/O equivalent circuit).



#### <WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.



		9			$(V_{SS} =$	AV <sub>SS</sub> =	= AVRL $=$ 0.0V)
Dor	Parameter		Conditions	Va	lue	Unit	Remarks
Fal	amelei	Symbol Conditions		Min	Max	Unit	Remarks
Power supply voltage		V <sub>CC</sub>	-	$2.7^{*2}$	5.5	V	
Analog powe	r supply voltage	AV <sub>CC</sub>	-	2.7	5.5	V	$AV_{CC} = V_{CC}$
A molog motors		AVRH	-	2.7	AV <sub>CC</sub>	V	
Analog refere	ence vonage	AVRL	-	AV <sub>SS</sub>	AV <sub>SS</sub>	V	
Smoothing ca	apacitor	Cs	-	1	10	μF	For Regulator* <sup>1</sup>
	FPT-64P-M39,		When mounted				
	FPT-52P-M02,		on four-layer	- 40	+ 105	°C	
Operating	FPT-64P-M38,	т	PCB				
temperature	FPT-48P-M49,	T <sub>A</sub>	When mounted				
	LCC-64P-M25,		on double-sided	- 40	+ 85	°C	
	LCC-48P-M74		single-layer PCB				

# 2. Recommended Operating Conditions

\*1: See C Pin in ■Handling Devices for the connection of the smoothing capacitor.

\*2: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.

#### <WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions, or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.



# 3. DC Characteristics

## (1) Current Rating

	it i tatilig		$(V_{CC} = AV_{CC} = 2.)$	7V to 5.5V, $V_{SS} = AV_{SS} = AVR$	L = 0V,	$T_A = -$	40°C to	o + 105°C)
Parameter	Symbol	Pin		Conditions		lue	Unit	Remarks
1 drameter	Cymbol	name		-	Тур	Max	Orm	T Containto
				CPU: 40 MHz, Peripheral: 40 MHz Instruction on Flash	15.5	16	mA	*1, *5
			PLL Run mode	CPU: 40 MHz, Peripheral: the clock stops NOP operation Instruction on Flash	9	10.6	mA	*1, *5
Run mode	mode I <sub>CC</sub>			CPU: 40 MHz, Peripheral: 40 MHz Instruction on RAM	14	15	mA	*1
current			High-speed CR Run mode	CPU/ Peripheral: 4 MHz* <sup>2</sup> Instruction on Flash	1.7	3.0	mA	*1
		VCC	Sub Run mode	CPU/ Peripheral: 32 kHz Instruction on Flash	63	900	μΑ	*1, *6
			Low-speed CR Run mode	CPU/ Peripheral: 100 kHz Instruction on Flash	88	920	μΑ	*1
			PLL Sleep mode	Peripheral: 40 MHz	9	12	mA	*1, *5
Sleep	т	I <sub>ccs</sub>	High-speed CR Sleep mode	Peripheral: 4 MHz* <sup>2</sup>	1	2.1	mA	*1
current	ICCS		Sub Sleep mode	Peripheral: 32 kHz	58	880	μΑ	*1, *6
			Low-speed CR Sleep mode	Peripheral: 100 kHz	71	890	μΑ	*1

\*1: When all ports are fixed.

\*2: When setting it to 4 MHz by trimming.

\*3: T<sub>A</sub>=+25°C, V<sub>CC</sub>=5.5 V

\*4: T<sub>A</sub>=+105°C, V<sub>CC</sub>=5.5 V

\*5: When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

\*6: When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$										
Parameter	Symbol	Pin name	Conditions		Value Typ Max		Unit	Remarks			
	т		Main	$T_A = +25^{\circ}C,$ When LVD is off			mA	*1			
Timer	I <sub>CCT</sub>		Timer mode	$T_A = + 85^{\circ}C,$ When LVD is off	-		mA	*1			
current	I <sub>CCT</sub>	Sub	$T_A = +25^{\circ}C$ , When LVD is off	13	44	μΑ	*1				
		NCC	Timer mode	$T_A = + 85^{\circ}C$ , When LVD is off	-	730	μΑ	*1			
RTC	т	VCC	RTC mode	$T_A = +25^{\circ}C$ , When LVD is off	10	38	μΑ	*1			
mode current	I <sub>CCR</sub>		KIC mode	$T_A = + 85^{\circ}C,$ When LVD is off	-	570	μΑ	*1			
Stop	_			$T_A = +25^{\circ}C,$ When LVD is off	9	32	μΑ	*1			
mode current	I <sub>CCH</sub>		Stop mode	$T_A = + 85^{\circ}C,$ When LVD is off	-	540	μΑ	*1			

\*1: When all ports are fixed.

\*2: V<sub>CC</sub>=5.5 V

\*3: When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

\*4: When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)

• LVD current

		$(V_{CC} = A)$	$AV_{CC} = 2.7V$ to 5.5V	$V, V_{SS} = AV$	$V_{\rm SS} = \rm AVRI$	L = 0V, T	$T_{\rm A} = -40^{\circ}{\rm C} \text{ to} + 105^{\circ}{\rm C})$
Doromotor	Symbol	Pin	Conditions	Value		Unit	Remarks
Parameter		name	Conditions	Тур	Max	Unit	Remarks
Low-Voltage detection	T	VCC	At operation for reset Vcc = 5.5 V	0.13	0.3	μΑ	At not detect
circuit (LVD) power supply current	I <sub>CCLVD</sub>	VCC	At operation for interrupt Vcc = 5.5 V	0.13	0.3	μΑ	At not detect

# • Flash memory current

	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$											
Deremeter	Symbol	Pin	Conditions	Value		Unit	Demerice					
Parameter		name	Conditions	Тур	Max	Unit	Remarks					
Flash												
memory write/erase	I <sub>CCFLASH</sub>	VCC	At Write/Erase	9.5	11.2	mA						
current												

# • A/D convertor current

	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$												
Doromotor	Symbol	Pin	Conditions	Value		Unit	Remarks						
Parameter	Symbol	name	Conditions	Тур	Max	Unit	Remarks						
Power supply	т	AVCC	At operation	0.7	0.9	mA							
current	I <sub>CCAD</sub>	AVCC	At stop	0.13	13	μΑ							
Reference	T	AVDU	At operation	1.1	1.97	mA	AVRH=5.5V						
power supply I <sub>CCAVRH</sub> AVF current		Аукп	At stop	0.1	1.7	μΑ	AVRH=5.5V						



• D/A convertor current

	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$												
Parameter	Symbol	Pin	Conditions	Value		Unit	Pomarka						
Falameter	Symbol	name	Conditions	Тур	Max	Onit	Remarks						
Power supply current	IDDA		At operation $AV_{CC} = 3.3 V$	315	380	μΑ	*						
	IDSA	AVCC	At operation $AV_{CC} = 5.0 V$	475	580	μΑ	*						
			At stop	-	8	μΑ	*						

\*: No-load



# (2) Pin Characteristics

(2) Pin Chara	ICIENSIICS	$(V_{CC} = AV)$	$V_{\rm CC} = 2.7  {\rm V}$ to 5.5 V	$V, V_{SS} = AV_{SS}$	= AVI	$RL = 0V, T_A =$	= - 40° <b>(</b>	$C \text{ to } + 105^{\circ}\text{C}$
Doromotor	Symbol	Din nomo	Conditions		Value	;	l loit	Domorko
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
H level input voltage (hysteresis	V <sub>IHS</sub>	CMOS hysteresis input pin, MD0, MD1	-	$V_{CC}  imes 0.8$	-	V <sub>CC</sub> + 0.3	v	
input)		5V tolerant input pin	-	$V_{CC}  imes 0.8$	-	$V_{SS} + 5.5$	v	
L level input voltage (hysteresis	V <sub>ILS</sub>	CMOS hysteresis input pin, MD0, MD1	-	V <sub>SS</sub> - 0.3	-	$V_{CC}  imes 0.2$	v	
input)		5V tolerant input pin	-	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.2$	v	
H level	V	4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> - 0.5	-	V <sub>CC</sub>	v	
output voltage	V OH	12mA type	$V_{CC} \ge 4.5 \text{ V}, \\ I_{OH} = -12 \text{ mA} \\ V_{CC} < 4.5 \text{ V}, \\ I_{OH} = -8 \text{ mA} \end{cases}$	V <sub>CC</sub> - 0.5	-	V <sub>CC</sub>	v	
L level	V	4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 2 \text{ mA}$	V <sub>SS</sub>	-	0.4	v	
output voltage	V <sub>OL</sub>	12mA type	$V_{CC} \ge 4.5 \text{ V}, \\ I_{OL} = 12 \text{ mA} \\ V_{CC} < 4.5 \text{ V}, \\ I_{OL} = 8 \text{ mA} \\ \end{cases}$	V <sub>SS</sub>	-	0.4	v	
Input leak current	$I_{IL}$	-	-	- 5	-	+ 5	μΑ	
Pull-up			$V_{CC} \geq 4.5 \ V$	33	50	90		
resistance value	$R_{PU}$	Pull-up pin	V <sub>CC</sub> < 4.5 V	_	-	180	kΩ	
Input capacitance	C <sub>IN</sub>	Other than VCC, VSS, AVCC, AVSS, AVRH, AVRL	-	-	5	15	pF	




# 4. AC Characteristics

(1) Main Clock Input Characteristics

		eteriotiot		$(V_{CC} = 2.$	7V to 5.5V	$V, V_{\rm SS} = 0$	$V, T_A = -40^{\circ}C \text{ to} + 105^{\circ}C)$
Parameter	Symbol	Pin	Conditions		lue	Unit	Remarks
Falameter	Symbol	name	Conditions	Min	Max	Unit	Remains
			$V_{CC}\!\geq\!4.5~V$	4	48	MHz	When crystal oscillator
Input frequency	$f_{CH}$		$V_{CC} < 4.5 V$	4	20	WIIIZ	is connected
input nequency	<sup>+</sup> CH		-	4	48	MHz	When using external Clock
Input clock cycle	t <sub>CYLH</sub>	X0, X1	-	20.83	250	ns	When using external Clock
Input clock pulse width	-	AI	Pwh/tcylh, Pwl/tcylh	45	55	%	When using external Clock
Input clock rising time and falling time	t <sub>CF,</sub> t <sub>CR</sub>		-	-	5	ns	When using external Clock
	f <sub>CM</sub>	-	-	-	40	MHz	Master clock
Internal operating	$\mathbf{f}_{\mathrm{CC}}$	-	-	-	40	MHz	Base clock (HCLK/FCLK)
clock frequency <sup>*1</sup>	f <sub>CP0</sub>	-	-	-	40	MHz	APB0 bus clock* <sup>2</sup>
	f <sub>CP1</sub>	-	-	-	40	MHz	APB1 bus clock* <sup>2</sup>
	f <sub>CP2</sub>	-	-	-	40	MHz	APB2 bus clock* <sup>2</sup>
<b>.</b>	t <sub>CYCC</sub>	-	-	25	-	ns	Base clock (HCLK/FCLK)
Internal operating	t <sub>CYCP0</sub>	-	-	25	-	ns	APB0 bus clock* <sup>2</sup>
clock cycle time <sup>*1</sup>	t <sub>CYCP1</sub>	-	-	25	-	ns	APB1 bus clock* <sup>2</sup>
	t <sub>CYCP2</sub>	-	-	25	-	ns	APB2 bus clock* <sup>2</sup>

\*1: For more information about each internal operating clock, see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

\*2: For about each APB bus which each peripheral is connected to, see Block Diagram in this data sheet.






# (2) Sub Clock Input Characteristics

(_) •••• •••••				$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$						
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks		
Falameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks		
								When crystal		
			-	-	32.768	-	kHz	oscillator is		
Input frequency	$f_{CL}$	X0A,						connected		
				32		100	kHz	When using		
			-	52	-		КПД	external clock		
Innut algals avala	4	X1A		10		31.25		When using		
Input clock cycle	t <sub>CYLL</sub>		-	10	-	51.25	μs	external clock		
Input clock pulse			Pwh/tcyll,	15		= =	0/	When using		
width	-		Pwl/tcyll	45	-	55	%	external clock		

\*: See Sub crystal oscillator in Handling Devices for the crystal oscillator used.





# (3) Built-in CR Oscillation Characteristics

• Built-in High-speed CR

	ign spece		s = 2.7V	/ to 5.5	V, V <sub>ss</sub> =	= 0V, T <sub>A</sub>	$= -40^{\circ}C \text{ to } + 105^{\circ}C)$	
Parameter	Symbol	Conditions	Value			Unit	Remarks	
Falameter	Symbol	Conditions	Min Typ		Max	Unit	Remains	
		$T_A = + 25^{\circ}C,$ 3.6 V < V <sub>CC</sub> $\leq$ 5.5 V	3.92	4	4.08			
		$T_A = 0^{\circ}C \text{ to} + 85^{\circ}C,$ 3.6 V < V <sub>CC</sub> $\leq$ 5.5 V	3.9	4	4.1			
		$T_A = -40^{\circ}C \text{ to } + 105^{\circ}C,$ 3.6 V < V <sub>CC</sub> $\leq$ 5.5 V	3.88	4	4.12		When trimming <sup>*1</sup>	
Clock frequency	f <sub>CRH</sub>	$T_A = +25^{\circ}C,$ 2.7 V $\leq V_{CC} \leq 3.6$ V	3.94	4	4.06	MHz		
1 7	ciui	$T_A = -20^{\circ}C \text{ to } + 85^{\circ}C,$ 2.7 V $\leq V_{CC} \leq 3.6 \text{ V}$	3.92	4	4.08			
		$T_A = -20^{\circ}C \text{ to } + 105^{\circ}C,$ 2.7 V $\leq V_{CC} \leq 3.6 \text{ V}$	3.9	4	4.1			
		$T_A = -40^{\circ}C \text{ to } + 105^{\circ}C,$ 2.7 V $\leq V_{CC} \leq 3.6 \text{ V}$	3.88	4	4.12			
		$T_A = -40^{\circ}C \text{ to} + 105^{\circ}C$	2.8	4	5.2		When not trimming	
Frequency stabilization time	t <sub>CRWT</sub>	-	-	-	30	μs	*2	

\*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

\*2: This is time from the trim value setting to stable of the frequency of the High-speed CR clock. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

• Built-in Low-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$ 

Parameter	Symbol	Conditions	Value			Unit	Remarks
	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Clock frequency	f <sub>CRL</sub>	-	50	100	150	kHz	



#### (4-1) Operating Conditions of Main PLL (In the case of using main clock for input of Main PLL) $(V_{CC} = 2.7 \text{V to } 5.5 \text{V} \text{ V}_{CC} = 0 \text{V} \text{ T}_{2} = -40^{\circ} \text{C} \text{ to } +105^{\circ} \text{C})$

		( • cc -	2.7 ¥ 10 5.	$0^{\circ}, 1_{\rm A} = -40$	J C 10 + 103 C)		
Parameter	Symbol		Value		Unit	Remarks	
Falameter	Symbol	Min	Тур	Max	Unit	Remarks	
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	100	-	-	μs		
PLL input clock frequency	f <sub>PLLI</sub>	4	-	16	MHz		
PLL multiplication rate	-	5	-	37	multiplier		
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	75	-	150	MHz		
Main PLL clock frequency <sup>*2</sup>	f <sub>CLKPLL</sub>	-	-	40	MHz		

\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

(4-2) Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL)


		$(V_{CC} =$	2.7V to $5.2$	$5V, V_{SS} =$	$0V, T_A = -40$	$0^{\circ}C \text{ to } + 105^{\circ}C)$	
Parameter	Symbol		Value		Unit	Remarks	
Falameter	Symbol	Min	Тур	Max	Unit	Remarks	
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	100	-	-	μs		
PLL input clock frequency	f <sub>PLLI</sub>	3.8	4	4.2	MHz		
PLL multiplication rate	-	19	-	35	multiplier		
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	72	-	150	MHz		
Main PLL clock frequency* <sup>2</sup>	f <sub>CLKPLL</sub>	-	-	40	MHz		

\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

Note: Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency/temperature has been trimmed.

When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.






# (5) Reset Input Characteristics

			$(V_{CC} =$	= 2.7  V to $5.5  V$ ,	$V_{SS} = 0V, T_A$	= - 40°C	$to + 105^{\circ}C)$
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
	Cymbol	name	Conditions	Min	Max	Onic	Remarks
Reset input time	t <sub>INITX</sub>	INITX	-	500	-	ns	

# (6) Power-on Reset Timing

			$(V_{CC} = 2.7)$	v to 5.5 V, V	$V_{\rm SS} = 0V,$	$_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C$		
Parameter	Symbol	Pin	Val	ue	Unit	Bomarka		
Falametei	Symbol	name	Min	Max	Unit	Remarks		
Power supply rising time	t <sub>VCCR</sub>		0	-	ms			
Power supply shut down time	t <sub>OFF</sub>	VCC	1	-	ms			
Time until releasing Power-on reset	t <sub>PRT</sub>		0.34	3.15	ms			



## Glossary

• VCC\_minimum: Minimum  $V_{CC}$  of recommended operating conditions.

• VDH\_minimum:


Minimum detection voltage (when SVHR=00000) of Low-Voltage detection reset. See 7. Low-Voltage Detection Characteristics.



# (7) Base Timer Input Timing

Timer input timing


			$(V_{CC} = 2.7)$	/ to 5.5V, $V_3$	$_{\rm SS} = 0$ V, T <sub>A</sub>	$= -40^{\circ}$ C	$C \text{ to } + 105^{\circ}\text{C}$
Doromotor	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Parameter	Symbol		Conditions	Min	Max	Unit	
	t	TIOAn/TIOBn					
Input pulse width	t <sub>TIWH</sub> , t <sub>TIWL</sub>	(when using as ECK, TIN)	-	$2t_{CYCP}$	-	ns	



• Trigger input timing

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 105°C)

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks	
	Symbol	FIIIIIaiiie		Min	Max	Unit	Remarks	
Input pulse width	t <sub>TRGH</sub> , t <sub>TRGL</sub>	TIOAn/TIOBn (when using as TGIN)	-	2t <sub>CYCP</sub>	-	ns		



Note: t<sub>CYCP</sub> indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see Block Diagram in this data sheet.



#### (8) CSIO/UART Timing

• CSIO (SPI = 0, SCINV = 0)

			$(V_{CC} = 2$	.7V to 5.5V	$V_{SS} = 0$	$V, T_A = -40$	$0^{\circ}$ C to + 1	05°C)
Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	4.5 V	V <sub>CC</sub> ≥	4.5 V	Unit
T arameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN $\rightarrow$ SCK $\uparrow$ setup time	t <sub>IVSHI</sub>	SCKx, SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	t <sub>SHIXI</sub>	SCKx, SINx		0	-	0	_	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	I	ns
SCK $\downarrow \rightarrow$ SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	Slave mode	-	50	-	30	ns
SIN $\rightarrow$ SCK $\uparrow$ setup time	t <sub>IVSHE</sub>	SCKx, SINx	Slave mode	10	-	10	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	t <sub>F</sub>	SCKx	]	-	5	-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	-	5	ns


Notes: • The above characteristics apply to clock synchronous mode.


•  $t_{CYCP}$  indicates the APB bus clock cycle time.

- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.

• When the external load capacitance  $C_L = 30$  pF.










$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C$												
Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	I.5 V	V <sub>CC</sub> ≥	4.5 V	Unit				
T alameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic				
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns				
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns				
$SIN \rightarrow SCK \downarrow$ setup time	t <sub>IVSLI</sub>	SCKx, SINx	Master mode	50	-	30	-	ns				
$SCK \downarrow \rightarrow SIN hold time$	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	-	ns				
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns				
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns				
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx	Clava moda	-	50	-	30	ns				
$SIN \rightarrow SCK \downarrow setup time$	t <sub>IVSLE</sub>	SCKx, SINx	Slave mode	10	-	10	-	ns				
$SCK \downarrow \rightarrow SIN hold time$	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns				
SCK falling time	t <sub>F</sub>	SCKx	]	-	5	-	5	ns				
SCK rising time	t <sub>R</sub>	SCKx		-	5	-	5	ns				


#### • CSIO (SPI = 0, SCINV = 1)

Notes: • The above characteristics apply to clock synchronous mode.

- $t_{CYCP}$  indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30$  pF.









	(( = 0)		$(V_{CC} = 2)$	.7V to 5.5V	$V_{\rm SS} = 0$	$V, T_A = -40$	$0^{\circ}$ C to + 2	105°C)
Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	I.5 V	V <sub>CC</sub> ≥	4.5 V	Unit
T alameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow$ setup time	t <sub>IVSLI</sub>	SCKx, SINx	Master mode	50	-	30	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	-	ns
$SOT \rightarrow SCK \downarrow delay time$	t <sub>SOVLI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx	Clava moda	-	50	-	30	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	t <sub>IVSLE</sub>	SCKx, SINx	Slave mode	10	-	10	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	-	5	ns

#### • CSIO (SPI = 1, SCINV = 0)

Notes: • The above characteristics apply to clock synchronous mode.

• t<sub>CYCP</sub> indicates the APB bus clock cycle time.


• About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.


• These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.

• When the external load capacitance  $C_L = 30$  pF.









			$(V_{CC} = 2)$	.7V to 5.5V	$V_{SS} = 0$	$V, T_A = -40$	$0^{\circ}$ C to + 1	$105^{\circ}C)$	
Parameter	Symbol	Pin	Conditions	$V_{CC} < 4$	I.5 V	V <sub>CC</sub> ≥	4.5 V	Unit	
Falameter	Symbol	name	Conditions	Min	Max	Min	Max	Onit	
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns	
SIN $\rightarrow$ SCK $\uparrow$ setup time	t <sub>IVSHI</sub>	SCKx, SINx	Master mode	50	-	30	-	ns	
SCK $\uparrow \rightarrow$ SIN hold time	t <sub>SHIXI</sub>	SCKx, SINx		0	-	0	-	ns	
SOT $\rightarrow$ SCK $\uparrow$ delay time	t <sub>SOVHI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	ns	
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns	
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns	
SCK $\downarrow \rightarrow$ SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	Slave mode	-	50	-	30	ns	
SIN $\rightarrow$ SCK $\uparrow$ setup time	t <sub>IVSHE</sub>	SCKx, SINx	Slave mode	10	-	10	-	ns	
SCK $\uparrow \rightarrow$ SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns	
SCK falling time	t <sub>F</sub>	SCKx	]	-	5	-	5	ns	
SCK rising time	t <sub>R</sub>	SCKx		-	5	-	5	ns	

----

- --- - - -

....

....

## • CSIO (SPI = 1, SCINV = 1)


Notes: • The above characteristics apply to clock synchronous mode.


•  $t_{CYCP}$  indicates the APB bus clock cycle time.

- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- $\boldsymbol{\cdot}$  These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.

• When the external load capacitance  $C_L = 30$  pF.








• UART external clock input (EXT = 1)

	• ·	(	$V_{\rm CC} = 2.7  {\rm V}$ to 5.5 V,	$V_{SS} = 0V, T_A =$	- 40°C	to + 105°C)
Parameter	Symbol	Conditiona	Valu	Linit	Remarks	
	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock L pulse width	t <sub>SLSH</sub>		$t_{CYCP} + 10$	-	ns	
Serial clock H pulse width	t <sub>SHSL</sub>	$C_{L} = 30 \text{ pF}$	$t_{CYCP} + 10$	-	ns	
SCK falling time	t <sub>F</sub>	$C_L = 50 \text{ pr}$	-	5	ns	
SCK rising time	t <sub>R</sub>		-	5	ns	





## (9) External Input Timing


(0)		5	C	$V_{\rm CC} = 2.7  {\rm V}$ to 5.5	V, V <sub>SS</sub> :	= 0V, T	$A_{\rm A} = -40^{\circ}{\rm C} \text{ to} + 105^{\circ}{\rm C})$	
Doromotor	Symbol	Din nomo	Conditions	Value		Unit	Remarks	
Parameter	Symbol	Pin name	Conditions	Min	Min Max		Remarks	
		ADTG					A/D converter trigger input	
		FRCKx	-	$2t_{CYCP}^{*1}$	-	ns	Free-run timer input clock	
Input pulse width	t <sub>INH,</sub>	ICxx					Input capture	
width	$t_{INL}$	DTTIxX	-	$2t_{CYCP}*^1$	-	ns	Waveform enerator	
		IGTRG	-	$2t_{CYCP}^{*1}$	-	ns	PPG IGBT mode	
		INTxx,	*2	$2t_{CYCP} + 100*^{1}$	_	ns	External interrupt,	
		NMIX	*3	500	-	ns	NMI	

\*1:  $t_{CYCP}$  indicates the APB bus clock cycle time.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see ■Block Diagram in this data sheet.

\*2: When in Run mode, in Sleep mode.

\*3: When in stop mode, in RTC mode, in timer mode.





# (10) I<sup>2</sup>C Timing

(10)10111111		(V	$_{\rm CC} = 2.7  {\rm V}$ to	5.5V, V	$V_{\rm SS} = 0$ V, 7	$T_{\rm A} = -4$	0°C t	o + 105°C)
Parameter	Symbol	Conditions	Standard-	mode	Fast-m	node	Lloit	Remarks
Falameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	f <sub>SCL</sub>		0	100	0	400	kHz	
(Repeated) Start condition								
hold time	t <sub>HDSTA</sub>		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCLclock L width	t <sub>LOW</sub>	-	4.7	-	1.3	-	μs	
SCLclock H width	t <sub>HIGH</sub>		4.0	-	0.6	-	μs	
(Repeated) Start condition								
setup time	t <sub>SUSTA</sub>	$C_L = 30 \text{ pF},$ R =	4.7	-	0.6	-	μs	
$\operatorname{SCL}\uparrow\to\operatorname{SDA}\downarrow$								
Data hold time	t	$(Vp/I_{OL})^{*1}$	0	$3.45^{*2}$	0	$0.9^{*^3}$	110	
$\operatorname{SCL} \downarrow \to \operatorname{SDA} \downarrow \uparrow$	t <sub>HDDAT</sub>	$(\mathbf{v} \mathbf{p} / \mathbf{I}_{OL})$	0	5.45*	0	0.9*	μs	
Data setup time	t		250		100		ns	
$\text{SDA} \downarrow \uparrow \rightarrow \text{SCL} \uparrow$	t <sub>SUDAT</sub>		230	-	100	-	IIS	
STOP condition setup time	t		4.0	_	0.6		110	
$\operatorname{SCL}\uparrow\to\operatorname{SDA}\uparrow$	t <sub>SUSTO</sub>		4.0	-	0.0	-	μs	
Bus free time between								
Stop condition and	$t_{\rm BUF}$		4.7	-	1.3	-	μs	
Start condition								
Noise filter	t <sub>SP</sub>	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns	

\*1:R and C<sub>L</sub> represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistor and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current. \*2: The maximum t<sub>HDDAT</sub> must satisfy that it does not extend at least L period (t<sub>LOW</sub>) of device's SCL signal.


\*3:A Fast-mode  $I^2C$  bus device can be used on a Standard-mode  $I^2C$  bus system as long as the device satisfies the requirement of  $t_{SUDAT} \ge 250$  ns.

\*4: $t_{CYCP}$  is the APB bus clock cycle time.

About the APB bus number that  $I^2C$  is connected to, see Block Diagram in this data sheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.






# (11) JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$ 

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Falameter	Symbol	Finname	Conditions	Min	Max	Unit	Remarks
TMS, TDI setup	t	TCK,	$V_{CC} \!\geq\! 4.5~V$	15		ns	
time	t <sub>JTAGS</sub>	TMS, TDI	$V_{CC} < 4.5 V$	15	-	115	
TMS, TDI hold time	t <sub>JTAGH</sub>	TCK,	$V_{CC} \!\geq\! 4.5 ~V$	15	-	ne	
TWIS, TDI liola time		TMS, TDI	$V_{CC}$ < 4.5 V	15		ns	
TDO delay time	+	TCK,	$V_{CC}\!\geq\!4.5~V$	-	25		
	t <sub>JTAGD</sub>	TDO	$V_{CC}{<}4.5~V$	-	45	ns	

Note: When the external load capacitance  $C_L = 30$  pF.





## 5. 12-bit A/D Converter

· Electrical characteristics for the A/D converter

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$											
Parameter	Symbol	Pin name		Value		Unit	Remarks				
Falameter	Symbol	FIIIIIaiiie	Min	Тур	Max	Unit	Remains				
Resolution	-	-	-	-	12	bit					
Integral Nonlinearity	-	-	-	± 2.0	± 4.5	LSB					
Differential Nonlinearity	-	-	-	± 1.5	± 2.5	LSB	AVRH =				
Zero transition voltage	V <sub>ZT</sub>	ANxx	-	$\pm 8$	± 15	mV	2.7 V to 5.5 V				
Full-scale transition voltage	V <sub>FST</sub>	ANxx	-	$AVRH \pm 8$	$AVRH \pm 15$	mV	2.7 ¥ 10 5.5 ¥				
Conversion time			$0.8^{*^{1}}$	-	-	μs	$AV_{CC} \ge 4.5 V$				
	-	-	$1.0^{*1}$	-	-	μs	$AV_{CC} < 4.5 V$				
Sampling time* <sup>2</sup>	ts	-	0.24	-	10	μs					
Compare clock cycle* <sup>3</sup>	t <sub>CCK</sub>	-	40	-	1000	ns					
State transition time to operation permission	t <sub>STT</sub>	-	-	-	1.0	μs					
Analog input capacity	C <sub>AIN</sub>	-	-	-	9.7	pF					
Analog input register	D				1.5	kΩ	$AV_{CC} \!\geq\! 4.5~V$				
Analog input resistor	R <sub>AIN</sub>	-	-	-	2.2	K32	$AV_{CC} < 4.5 V$				
Interchannel disparity	-	-	-	-	4	LSB					
Analog port input leak current	-	ANxx	-	-	5	μΑ					
Analog input voltage	-	ANxx	AVRL	-	AVRH	V					
Pafaranca voltago	-	AVRH	2.7	-	AV <sub>CC</sub>	v					
Reference voltage		AVRL	AV <sub>SS</sub>	-	AV <sub>SS</sub>	v					

\*1: The conversion time is the value of sampling time  $(t_S)$  + compare time  $(t_C)$ .

The condition of the minimum conversion time is the following.

 $AV_{CC} \ge 4.5$  V, HCLK=25 MHz sampling time: 240 ns, compare time: 560 ns

 $AV_{CC} < 4.5$  V, HCLK=40 MHz sampling time: 300 ns, compare time: 700 ns

Ensure that it satisfies the value of the sampling time  $(t_S)$  and compare clock cycle  $(t_{CCK})$ .

For setting of the sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual Analog Macro Part.

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.


For the number of the APB bus to which the A/D Converter is connected, see ■Block Diagram.

The Base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

\*2: A necessary sampling time changes by external impedance. Ensure that it sets the sampling time to satisfy (Equation 1).

\*3: The compare time  $(t_c)$  is the value of (Equation 2).





(Equation 1)  $t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$ 

- t<sub>s</sub>: Sampling time
- R<sub>EXT</sub>: Output impedance of external circuit


(Equation 2)  $t_C = t_{CCK} \times 14$ 

- t<sub>C</sub>: Compare time
- t<sub>CCK</sub>: Compare clock cycle



#### Definition of 12-bit A/D Converter Terms

Resolution:	Analog variation that is recognized by an A/D converter.
<ul> <li>Integral Nonlinearity:</li> </ul>	Deviation of the line between the zero-transition point
	$(0b00000000000 \leftrightarrow \rightarrow 0b0000000001)$ and the full-scale transition point
	$(0b11111111110 \leftrightarrow 0b1111111111)$ from the actual conversion
	characteristics.
<ul> <li>Differential Nonlinearity:</li> </ul>	Deviation from the ideal value of the input voltage that is required to change
	the output code by 1 LSB.





## 6. 10-bit D/A Converter

# Electrical Characteristics for the D/A Converter

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$						
Symbol	Pin		Value			Remarks
Symbol	name	Min	Тур	Max	Onit	Remarks
-		-	-	10	bit	
t <sub>C20</sub>		0.47	0.58	0.69	μs	Load 20 pF
t <sub>C100</sub>		2.37	2.90	3.43	μs	Load 100 pF
INL		- 4.0	-	+ 4.0	LSB	*
DNL	DAx	- 0.9	-	+ 0.9	LSB	*
V		-	-	10.0	mV	Code is 0x000
V OFF		- 20.0	-	+ 5.4	mV	Code is 0x3FF
р		3.10	3.80	4.50	kΩ	D/A operation
ĸ <sub>o</sub>		2.0	-	-	MΩ	D/A stop
t <sub>R</sub>		-	-	70	ns	
	Symbol           -           t <sub>C20</sub> t <sub>C100</sub> INL           DNL           V <sub>OFF</sub> R <sub>0</sub>	Symbol     Pin name       -     -       t <sub>C100</sub> -       INL     DNL       DNL     DAx       V <sub>OFF</sub> R <sub>0</sub>	Symbol         Pin name         Min           -         -         -           t <sub>C100</sub> -         -           INL         -         -           DNL         DAx         -           V <sub>OFF</sub> -         -           R <sub>0</sub> -         -	Symbol         Pin name         Value           Image: Symbol         Pin name         Min         Typ           Image: Comparison of the transformation of transformatio of t	$\begin{tabular}{ c c c c c c c } \hline Pin \\ name & Value \\ \hline Min & Typ & Max \\ \hline Min & Typ & Max \\ \hline Min & Typ & Max \\ \hline \\ \hline Min & Typ & Max \\ \hline \\ 0.47 & 0.58 & 0.69 \\ \hline 2.37 & 2.90 & 3.43 \\ \hline 0.47 & 0.58 & 0.69 \\ \hline 2.37 & 2.90 & 3.43 \\ \hline - 4.0 & - & + 4.0 \\ \hline 0.9 & - & + 0.9 \\ \hline - & - & 10.0 \\ \hline - & - & 10.0 \\ \hline - & 20.0 & - & + 5.4 \\ \hline \\ R_0 & & 2.0 & - & - \\ \hline \end{array}$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$

\*: No-load



## 7. Low-Voltage Detection Characteristics

(1) Low-Voltage Detection Reset

(I) LOW-VOILAGE	Deteotion	Reset				(T	$r_{\rm A} = -40^{\circ}{\rm C} \text{ to} + 105^{\circ}{\rm C})$	
Developmenter	Oursela al	Conditions	Value			Domorko		
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	VDL	$SVHR^{*1} = 00000$	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH	SVHR = 00000	2.30	2.50	2.70	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 00001$	2.39	2.60	2.81	V	When voltage drops	
Released voltage	VDH	SVHR = 00001	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 00010$	2.48	2.70	2.92	V	When voltage drops	
Released voltage	VDH	SVHK = 00010	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 00011$	2.58	2.80	3.02	V	When voltage drops	
Released voltage	VDH	SVHK = 00011	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 00100$	2.76	3.00	3.24	V	When voltage drops	
Released voltage	VDH	5VHK = 00100	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 00101$	2.94	3.20	3.46	V	When voltage drops	
Released voltage	VDH	SVHK = 00101	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 00110$	3.31	3.60	3.89	V	When voltage drops	
Released voltage	VDH	SVHK = 00110	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 00111$	3.40	3.70	4.00	V	When voltage drops	
Released voltage	VDH	SVHK = 00111	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 01000$	3.68	4.00	4.32	V	When voltage drops	
Released voltage	VDH	SVHK = 01000	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 01001$	3.77	4.10	4.43	V	When voltage drops	
Released voltage	VDH	SVHK = 01001	Same as S	SVHR = 00	000 value	V	When voltage rises	
Detected voltage	VDL	$SVHR^{*1} = 01010$	3.86	4.20	4.54	V	When voltage drops	
Released voltage	VDH	SVHK = 01010	Same as S	SVHR = 00	000 value	V	When voltage rises	
LVD stabilization	t <sub>LVDW</sub>	_	-	-	8160 ×	μs		
wait time	LIDI				t <sub>CYCP</sub> *2			
LVD detection delay time	t <sub>LVDDL</sub>	-	-	-	200	μs		

\*1: SVHR bit of Low-Voltage Detection Voltage Control Register (LVD\_CTL) is reset to SVHR = 00000 by low voltage detection reset.

\*2:  $t_{CYCP}$  indicates the APB2 bus clock cycle time.



	on ronag	o Dotootion				(T	$T_{\rm A} = -40^{\circ}{\rm C} \text{ to} + 105^{\circ}{\rm C}$
Doromotor	Symbol	Value Value		Unit	Pomorko		
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHI = 00011	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	3 V HI = 00011	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 00100	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	5VHI = 00100	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI = 00101	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	3 V HI = 00101	3.04	3.30	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 00110	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	SVHI = 00110	3.40	3.70	4.00	V	When voltage rises
Detected voltage	VDL	SVHI = 00111	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	SVHI – 00111	3.50	3.80	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 01000	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	3 V HI = 01000	3.77	4.10	4.43	V	When voltage rises
Detected voltage	VDL	SVHI = 01001	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	S VIII – 01001	3.86	4.20	4.54	V	When voltage rises
Detected voltage	VDL	SVHI = 01010	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	3VHI - 01010	3.96	4.30	4.64	V	When voltage rises
LVD stabilization	t				$8160 \times$		
wait time	t <sub>LVDW</sub>	-	-	-	t <sub>CYCP</sub> *	μs	
LVD detection delay time	t <sub>LVDDL</sub>	-	-	-	200	μs	

## (2) Interrupt of Low-Voltage Detection

\*: t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.



## 8. Flash Memory Write/Erase Characteristics

(1) Write / Erase time

### $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Boromotor	Va	lue	Unit	Bomorko
Parameter	Тур	Max	Unit	Remarks
Sector erase time	0.3	0.7	s	Includes write time prior to internal
Sector cruse time	0.5	0.7	5	erase
Half word (16 bit) write time	16	282		Not including system-level overhead
Half word (16-bit) write time	10	282	μs	time
Chin areas time	2.4	5.6	2	Includes write time prior to internal
Chip erase time	2.4	5.6	S	erase

\*: The typical value is immediately after shipment, the maximam value is guarantee value under 10,000 cycle of erase/write.

### (2) Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

\*: At average +  $85^{\circ}C$ 



## 9. Return Time from Low-Power Consumption Mode

#### (1) Return Factor: Interrupt


The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

#### Return Count Time

		(	$V_{\rm CC} = 2.7 V$ to 5.5	$V, T_A = -$	$40^{\circ}$ C to + $105^{\circ}$ C)
Parameter	Symbol	Va	lue	Unit	Remarks
Falametei	Symbol	Тур	Max*	Unit	Remains
Sleep mode		t <sub>C</sub>	YCC	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		43	83	μs	
Low-speed CR Timer mode	t <sub>ICNT</sub>	310	620	μs	
Sub Timer mode		534	724	μs	
RTC mode, Stop mode	]	278	479	μs	

\*: The maximum value depends on the accuracy of built-in CR.


#### • Operation example of return from Low-Power consumption mode (by external interrupt\*)



\*: External interrupt is set to detecting fall edge.



#### DataSheet



\*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

- Notes: The return factor is different in each Low-Power consumption modes. See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.
  - When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.



#### (2) Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


• Return Count Time

$(V_{cc} = 2.7V)$	to 5 5V	$T_A = -40^{\circ}C$ to -	+ 105°C)
$(v_{CC} - 2.7 v)$	10 5.5 %,	$I_{\rm A} = -40 \ C \ 10$	105 C)


Paramatar	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Тур	Max*	Unit	Remarks
Sleep mode		149	264	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		149	264	μs	
Low-speed CR Timer mode	t <sub>RCNT</sub>	318	603	μs	
Sub Timer mode		308	583	μs	
RTC/Stop mode		248	443	μs	


\*: The maximum value depends on the accuracy of built-in CR.

#### • Operation example of return from Low-Power consumption mode (by INITX)









\*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

- Notes: The return factor is different in each Low-Power consumption modes. See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.
  - When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.
  - The time during the power-on reset/low-voltage detection reset is excluded. See (6) Power-on Reset Timing in 4. AC Characteristics in ■Electrical Characteristics for the detail on the time during the power-on reset/low -voltage detection reset.
  - When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
  - The internal resource reset means the watchdog reset and the CSV reset.





# Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9AF121KWQN-G-JNE2	64 Kbyte	4 Kbyte	Plastic • QFN (0.5 mm pitch), 48-pin (LCC-48P-M74)	
MB9AF121KPMC-G-JNE2	64 Kbyte	4 Kbyte	Plastic • LQFP (0.5 mm pitch), 48-pin (FPT-48P-M49)	
MB9AF121KPMC1-G-JNE2	64 Kbyte	4 Kbyte	Plastic • LQFP (0.65 mm pitch), 52-pin (FPT-52P-M02)	Trov
MB9AF121LPMC1-G-JNE2	64 Kbyte	4 Kbyte	Plastic • LQFP (0.5 mm pitch), 64-pin (FPT-64P-M38)	Tray
MB9AF121LPMC-G-JNE2	64 Kbyte	4 Kbyte	Plastic • LQFP (0.65 mm pitch), 64-pin (FPT-64P-M39)	
MB9AF121LWQN-G-JNE2	64 Kbyte	4 Kbyte	Plastic • QFN (0.5 mm pitch), 64-pin (LCC-64P-M25)	





## Package Dimensions
















48-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	7.00 mm × 7.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
(FPT-48P-M49)	Weight	0.17 g



























# Major Changes

Page	Section	Change Results
Revision (	0.1	l
-	-	Initial release
Revision (	0.2	
-	-	Company name and layout design change
Revision 1	1.0	
-	-	Preliminary $\rightarrow$ Full Production
2	■FEATURES	Revised I <sup>2</sup> C operation mode name
3	■FEATURES	Revised the value of A/D conversion time
4	■FEATURES	Revised Channel number of MFT A/D activation compare
6	■PRODUCT LINEUP	Added notes of Built-in high speed CR accuracy
0		Revised channel number of MFT A/D activation compare
17	■LIST OF PIN FUNCTION	Corrected I/O circuit type of P80,P81,P82
	List of pin numbers	
29	■I/O CIRCUIT TYPE	Added the remarks of type L
37		Revised Channel number of MFT A/D activation compare
47	ELECTRICAL CHARACTERISTICS	Corrected the minimum value of AVRH voltage
	2. Recommended Operating Conditions ELECTRICAL CHARACTERISTICS	
48,49	3.DC Characteristics (1) Current Rating	Revised the values of "TBD"
	ELECTRICAL CHARACTERISTICS	Corrent the pin name of power supply current
49	3.DC Characteristics (1) Current Rating	Added the at stop condition of power supply current
12	• A/D converter current	Added the remark of reference power supply current
	■ELECTRICAL CHARACTERISTICS	
55	3.AC Characteristics (6)Power-on Reset Timing	Revised the values of "TBD"
	■ELECTRICAL CHARACTERISTICS	Revised I <sup>2</sup> C operation mode name
66	3.AC Characteristics (10) I <sup>2</sup> C Timing	Revised the value of noise filter
		Revised the value of rouse inter     Revised the value of zero transition valtage and full-scale transiton valtage
		Revised the value of conversion time, sampling time, compare clock cycl
	■ELECTRICAL CHARACTERISTICS	Corrected the value of state transition time, sampling time, compare crock eyer     Corrected the value of state transition time to operation permission
68	5. 12-bit A/D Converter	Corrected the value of state transition time to operation permission     Corrected the minimum value of AVRH voltage
		Revised the notes explanation
		Delete (Preliminary value) description
71	■ELECTRICAL CHARACTERISTICS	
71	6. 10-bit D/A Converter	Delete (Preliminary value) description
72,73	ELECTRICAL CHARACTERISTICS 7. Low-Voltage Detection Characteristics	Corrected the values of SVHR and SVHI
	11 20 W Yorkuge Detection Characteristics	Revised the values of "TBD"
	■ELECTRICAL CHARACTERISTICS	• Revised the values of typical
74	8. Flash Memory Write/Erase Characteristics	Revised the values of typical     Revised the notes of Erase/write cycles and data hold time
	o. This internory write Eruse Characteristics	Delete (target value) description
75,77	■ELECTRICAL CHARACTERISTICS	Revised the values of "TBD"
	9. Return Time from Low-Power Consumption Mode	
84,85	PACKAGE DIMENSIONS	Added the figures of LCC-48P-M74 and LCC-64P-M25
Revision 2		1
26	I/O Circuit Type	Added about +B input
39	Memory Map	Added the summary of Flash memory sector and the note
	Memory map(2)     Electrical Characteristics	Added the Clamp maximum current
46, 47	1. Absolute Maximum Ratings	· Added the Clamp maximum current
	Electrical Characteristics	<b>^</b>
48	2. Recommended Operation Conditions	Added the note about less than the minimum power supply voltage
	Electrical Characteristics	Channed the table formet
49, 50	3. DC Characteristics	Changed the table format     Added Main TIMER mode current
	(1) Current rating	
	Electrical Characteristics	
56	4. AC Characteristics	Added the figure of Main PLL connection
	(4-1) Operating Conditions of Main PLL	-
	(4-2) Operating Conditions of Main PLL Electrical Characteristics	
57	4. AC Characteristics	Changed the figure of timing
57	(6) Power-on Reset Timing	changes the right of thining
	Electrical Characteristics	Modified from UART Timing to CSIO/UART Timing
59-66	4. AC Characteristics	Changed from Internal shift clock operation to Master mode
	(8) CSIO/UART Timing	· Changed from External shift clock operation to Slave mode
70	Electrical Characteristics	Added the typical value of Integral Nonlinearity, Differential Nonlinearity,
70	5. 12bit A/D Converter	Zero transition voltage and Full-scale transition voltage



### DataSheet

Page	Section	Change Results
81	■Ordering Information	Changed notation of part number



#### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

#### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2013-2015 Cypress All rights reserved. Spansion<sup>®</sup>, the Spansion logo, MirrorBit<sup>®</sup>, MirrorBit<sup>®</sup> Eclipse<sup>TM</sup>, ORNAND<sup>TM</sup>, Easy DesignSim<sup>TM</sup>, Traveo<sup>TM</sup> and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.