# 16-bit Proprietary Microcontroller

CMOS

# F<sup>2</sup>MC-16F MB90F244 MB90F244

# DESCRIPTION


The MB90F244 is a 16-bit microcontroller optimized for applications in mechatronics such as HDD units. The architecture of the MB90F244 is based on the MB90242A, and embedded with a 128-Kbyte flash memory.

The instruction set is based on the AT architecture of the F<sup>2</sup>MC\* family, with additional high-level language supporting instruction, expanded addressing modes, enhanced multiplication and division instructions, and improved bit processing instructions. In addition, long-word data can now be processed due to the inclusion of a 32-bit accumulator.

The MB90F244 includes a variety of peripherals on chip, such as the device is equipped with 8-channel 8/10-bit A/D converter, UART, 3-channel 16-bit reload timers, 1-channel 16-bit timer, 4-channel 16-bit input capture and 4-channel DTP/external interrupts.

Differences between the MB90F244 and MB90F243 to meet the 3.3 V  $\pm$ 0.3 V power supply voltage are that the power consumption of the MB90F244 is about 10% less than that of the MB90F243 and the operating frequency of the MB90F244 is up to 50 MHz from 32 MHz of the MB90F243.

\* : F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller.



# ■ FEATURES

- Minimum execution time (target): 40.0 ns at 50 MHz oscillation (3.3 V  $\pm$ 0.3 V)
- Instruction set optimized for controller applications
   Variety of data types: bit, byte, word, long-word
   Expanded addressing modes: 25 types
   High coding efficiency
   Improvement of high-precision arithmetic operations through use of 32-bit accumulator
   Enhanced multiplication and division instructions (signed arithmetic operations)
- Instruction set supports high-level language (C language) and multitasking Inclusion of system stack pointer
- Variety of pointers High instruction set symmetry Barrel shift instruction Stack check function
- Improved execution speed: 8-byte queue
- Powerful interrupt functions Interrupt processing time: 0.64 µs at 50 MHz oscillation Priority levels: 8 levels (programmable) External interrupt inputs: 4 channels
- Automatic transfer function independent of CPU Extended intelligent I/O service: Max.15 channels
- 128-Kbyte flash memory Access time (min.) : 80 ns Sector structure of 16K + 512 × 2 + 7K + 8K + 32K + 64K Program/erase operations from both EPROM programmer and CPU through built-in flash memory interface circuit
   Built in programming booster circuit for flash memory.

Built-in programming booster circuit for flash memory

- Internal RAM: 1.152 kbyte According to mode settings, data stored on RAM can be executed as CPU instructions.
- General-purpose ports: Max. 63 channels (single-chip mode)
  - Max. 38 channels (external bus mode)
- 18-bit timebase timer
- Watchdog timer
- UART: 8 bits × 1 channel
- 8/16-bit I/O simple serial interface (max. 12.5 Mbps): 1 channel
- 8/10-bit A/D converter: Analog inputs: 8 channels Resolution: 10 bits (switchable to 8 bits/10 bits) Conversion time: Min. 1 μs Conversion result store register: 4 channels
- 16-bit I/O timer
   16-bit free-run timer: 1 channel (operating clock: 0.16 μs)
   16-bit input capture: 4 channels
- 16-bit reload timer: 3 channels
- Low-power consumption modes Sleep mode Stop mode Hardware standby mode
- Packages: TQFP-80 (FPT-80P-M15) (For more information about the package, see section "■ Package Dimensions.")




(Continued)

- PLL clock multiple function
- CMOS technology
- + Power supply voltage: 3.3 V  $\pm 0.3$  V  $\,$  or 5.0 V  $\pm 0.5$  V
  - (Varies with conditions such as the operating frequency. See section
  - "■ Electrical Characteristics.")

ww.DataSheet4U.com

### PIN ASSIGNMENT



### ■ PIN DESCRIPTION

| Pin no.             | Pin name Circuit |      | Function  |  |  |  |
|---------------------|------------------|------|---|--|--|--|
| TQFP-80*            | i in namo        | type | i unotion   |  |  |  |
| 62                  | X0               | A    | Crystal oscillator pins (50 MHz)  |  |  |  |
| 63                  | X1               |      | Operating mode selection input pins   |  |  |  |
| 39 to 41            | MD0 to MD2       | С    | Operating mode selection input pins<br>Connect directly to V <sub>CC</sub> 5 or V <sub>SS</sub> . In the flash memory mode,<br>these pins are set to be V <sub>ID</sub> (= 12.0 V) input pins by performir<br>a proper operation. |  |  |  |
| <sup>U.com</sup> 60 | RST              | В    | External reset request input pin  |  |  |  |
| 42                  | HST              | D    | Hardware standby input pin  |  |  |  |
| 65 to 72            | P00 to P07       | E    | General-purpose I/O port  |  |  |  |
|                     | D00 to D07       | _    | I/O pins for the lower 8 bits of the external data bus  |  |  |  |
|                     | DQ0 to DQ7       |      | Data I/O pins for each operation command<br>This function is valid in the flash memory mode.  |  |  |  |
| 73 to 80            | P10 to P17       | E    | General-purpose I/O port<br>This function is valid when the external bus 8-bit mode.  |  |  |  |
|                     | D08 to D15       |      | I/O pins for the upper 8 bits of the external data bus<br>This function is valid when 16-bit bus mode.  |  |  |  |
|                     | DQ8 to DQ15      |      | Data I/O pins for each operation command<br>This function is valid in the flash memory mode.  |  |  |  |
| 1 to 8              | P20 to P27       | F    | General-purpose I/O port  |  |  |  |
|                     | A00 to A07       |      | Output pins for the medium 8 bits of the external address bu  |  |  |  |
|                     | AQ0 to AQ7       | _    | Address input pins for each operation command<br>This function is valid in the flash memory mode.   |  |  |  |
| 10 to 17            | P30 to P37       | F    | General-purpose I/O port<br>This function is valid when the corresponding bit of the midd<br>address control register specification is "port".  |  |  |  |
|                     | A08 to A15       |      | Output pins for the medium 8 bits of the external address bu<br>This function is valid when the corresponding bit of the midd<br>address control register specification is "port".  |  |  |  |
|                     | AQ8 to AQ15      |      | Address input pins for each operation command<br>This function is valid in the flash memory mode.   |  |  |  |
| 18                  | P40              | F    | General-purpose I/O port<br>This function is valid when the corresponding bit of the uppe<br>address control register specification is "port".  |  |  |  |
|                     | A16              |      | External address bus output pin of the bit 16<br>This function is valid when the corresponding bit of the uppe<br>address control register specification is "address".  |  |  |  |
|                     | AQ16             |      | Address input pin for each operation command<br>This function is valid in the flash memory mode.  |  |  |  |

\*: FPT-80P-M15

| Pin no.                                       | D'       | Circuit | Function  |  |  |
|---|----------|---------|---|--|--|
| TQFP-80*                                      | Pin name | type    | Function  |  |  |
| 19  | P41 F    |         | General-purpose I/O port<br>This function is valid when the upper address control register<br>specification is "port".  |  |  |
|   | A17      | _       | External address bus output pin of the bit 17<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "address".   |  |  |
| 4U.com  | AQ17     |         | Address input pin for each operation command<br>This function is valid in the flash memory mode.  |  |  |
| 20  | P42      | F       | General-purpose I/O port<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "port".   |  |  |
|   | A18      | _       | External address bus output pin of the bit 18<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "address".   |  |  |
|   | SID0     |         | UART #0 data input pin<br>During UART #0 input operations, these inputs may be used at<br>any time; therefore, it is necessary to stop output by other<br>functions on this pin, except when using them for output<br>deliberately. |  |  |
|   | AQ18     |         | Address input pin for each operation command<br>This function is valid in the flash memory mode.  |  |  |
| 21  | P43      | G       | General-purpose I/O port<br>This function is valid when the UART #0 data output is disabled<br>and the corresponding bit of the upper address control register<br>specification is "port".  |  |  |
|   | A19      |         | External address bus output pin of the bit 19<br>This function is valid when the UART #0 data output is disabled<br>and the corresponding bit of the upper address control register<br>specification is "address".                  |  |  |
|   | SOD0     | -       | UART #0 data output pin<br>This function is valid when the UART #0 data output is enabled.  |  |  |
| 22  | P44      | G       | General-purpose I/O port<br>This function is valid when the UART #0 clock output is<br>disabled and the corresponding bit of the upper address control<br>register specification is "port".   |  |  |
|   | A20      |         | External address bus output pin of the bit 20<br>This function is valid when the UART #0 clock output is<br>disabled and the corresponding bit of the upper address control<br>register specification is "address".                 |  |  |
|   | SCK0     | 1       | UART #0 clock I/O pin   |  |  |
| <u>,                                     </u> |          | •       |   |  |  |

\*: FPT-80P-M15

| Pin no.    | Pin name | Circuit   | Function  |  |  |  |
|------------|----------|---|---|--|--|--|
| TQFP-80*   |          | type  |   |  |  |  |
| 23         | P45      | G   | General-purpose I/O port<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "port".   |  |  |  |
|            | A21      |   | External address bus output pin of the bit 21<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "address".   |  |  |  |
| heel4U.com | ASR0     | _   | 16-bit input capture #0 data input pin<br>During 16-bit input capture #0 input operations, these inputs<br>may be used at any time; therefore, it is necessary to stop<br>output by other functions on this pin, except when using them<br>for output deliberately. |  |  |  |
|            | TINO     | _   | 16-bit timer #0 data input pin<br>During 16-bit timer #0 input operations, these inputs may be<br>used at any time; therefore, it is necessary to stop output by<br>other functions on this pin, except when using them for output<br>deliberately.                 |  |  |  |
| 24         | P46      | G   | General-purpose I/O port<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "port".   |  |  |  |
|            | A22      | -   | External address bus output pin of the bit 22<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "address".   |  |  |  |
|            | ASR1     | 16-bit input capture #1 data input pin<br>During 16-bit input capture #1 input operations, these inputs<br>may be used at any time; therefore, it is necessary to stop<br>output by other functions on this pin, except when using them<br>for output deliberately. |   |  |  |  |
|            | TIN1     |   | 16-bit timer #1 data input pin<br>During 16-bit timer #1 input operations, these inputs may be<br>used at any time; therefore, it is necessary to stop output by<br>other functions on this pin, except when using them for output<br>deliberately.                 |  |  |  |
| 25         | P47      | G   | General-purpose I/O port<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "port".   |  |  |  |
|            | A23      |   | External address bus output pin for the bit 23<br>This function is valid when the corresponding bit of the upper<br>address control register specification is "address".  |  |  |  |
|            | ASR2     |   | 16-bit input capture #2 data input pin<br>During 16-bit input capture #2 input operations, these inputs<br>may be used at any time; therefore, it is necessary to stop<br>output by other functions on this pin, except when using them<br>for output deliberately. |  |  |  |
|            | TIN2     |   | 16-bit timer #2 data input pin<br>During 16-bit timer #2 input operations, these inputs may be<br>used at any time; therefore, it is necessary to stop output by<br>other functions on this pin, except when using them for output<br>deliberately.                 |  |  |  |

|          | Pin no.  |          | Circuit | Function  |  |  |
|----------|----------|----------|---------|---|--|--|
|          | TQFP-80* | Pin name | type    |   |  |  |
|          | 53       | P51      | Н       | General-purpose I/O port<br>This function is valid when the ready function is disabled.   |  |  |
|          |          | RDY      | _       | Ready input pin<br>This function is valid when the ready function is enabled.   |  |  |
|          | 54       | P52      | Н       | General-purpose I/O port<br>This function is valid when the hold function is disabled.  |  |  |
| DataShee | 4U.com   | HAK      |         | Hold acknowledge output pin<br>This function is valid when the hold function is enabled.  |  |  |
|          | 55       | P53      | Н       | General-purpose I/O port<br>This function is valid when the hold function is disabled.  |  |  |
|          |          | HRQ      | -       | Hold request input pin<br>This function is valid and when the hold function is enabled.   |  |  |
|          | 56       | P54      | F       | General-purpose I/O port This function is valid in external bus 8-bit mode, or when $\overline{\text{WRH}}$ pin output is disabled.   |  |  |
|          |          | WRH      | _       | Write strobe output pin for the upper 8 bits of the data bus<br>This function is valid in modes where the external bus<br>16-bit mode is enabled, and $\overline{WRH}$ pin output is enabled.   |  |  |
|          |          | WE       | _       | Write enable input pin<br>This function is valid in the flash memory mode.  |  |  |
|          | 57       | P55      | F       | General-purpose I/O port<br>This function is valid when WRL pin output is disabled.   |  |  |
|          |          | WRL/WR   |         | Write strobe output pin for the lower 8 bits of the data bus<br>This function is valid WRL pin output is enabled.   |  |  |
|          |          | ŌĒ       |         | Output enable input pin for each operation command<br>This function is valid in the flash memory mode.  |  |  |
|          | 58       | P56      | F       | General-purpose I/O port  |  |  |
|          |          | RD       |         | Read strobe output pin for the data bus   |  |  |
|          |          | CE       |         | Chip enable input pin for each operation command<br>This function is valid in the flash memory mode.  |  |  |
|          | 59       | P57      | F       | General-purpose I/O port  |  |  |
|          |          | ASR3     |         | 16-bit input capture #3 data input pin<br>During 16-bit input capture #3 input operations, these inputs<br>may be used at any time; therefore, it is necessary to stop<br>output by other functions on this pin, except when using them<br>for output deliberately.     |  |  |
|          |          | INT3     |         | DTP/external interrupt #3 data input pin<br>During DTP/external interrupt #3 input operations, these inputs<br>may be used at any time; therefore, it is necessary to stop<br>output by other functions on this pin, except when using them<br>for output deliberately. |  |  |
|          |          | BYTE     |         | Byte access control input pin<br>This function is valid in the flash memory mode.   |  |  |

\*: FPT-80P-M15

| Pin no.                                      | Din nome  | Circuit | Function  |  |  |  |
|--|---|---------|---|--|--|--|
| TQFP-80*                                     | Pin name  | type    | Function  |  |  |  |
| 30,<br>31,<br>33,<br>34,<br>35,<br>36,<br>37 | P60,         I           P61,            P62,            P63,            P66,            P67, |         | N-ch open-drain type I/O ports<br>When bits corresponding to the ADER are set to "0", reading<br>instructions other than the read-modify-write group returns th<br>pin level. The value written on the data register is output to th<br>pin directly. |  |  |  |
| t4U.com                                      | AN0,<br>AN1,<br>AN2,<br>AN3,<br>AN6,<br>AN7,<br>AN5   |         | 8/10-bit A/D converter analog input pins<br>Use this function after setting bits corresponding to the ADER to<br>"1" and setting corresponding bits of the data register to "1".  |  |  |  |
| 43   | P70   | J       | General-purpose I/O port<br>This function is valid when the bit corresponded to ADER is se<br>to "0" and also the output of 16-bit timer #0 is disabled.  |  |  |  |
|  | ΤΟΤΟ  |         | 16-bit timer output pin<br>This function is valid when the bit corresponded to ADER is se<br>to "0" and also the output of 16-bit timer #0 is enabled.  |  |  |  |
|  | AN4   |         | 8/10-bit AD converter analog input pin<br>This function can be used when the bit corresponded to ADER<br>is set to "1" and also the bit correponded to the data resister is<br>set to "1".  |  |  |  |
| 44,<br>45                                    | P70,<br>P72   | G       | General-purpose I/O port<br>This function is valid when the reload timer #1, and #2 output is<br>disabled.  |  |  |  |
|  | TOT1,<br>TOT2   |         | 16-bit timer output pins<br>This function is valid when the 16-bit timer #1, and #2 output is<br>enabled.   |  |  |  |
| 46   | P73   | G       | General-purpose I/O port<br>This function is valid when the SSI #1 clock output is disabled.  |  |  |  |
|  | SCK1  |         | SSI #1 clock output I/O pin   |  |  |  |
| 47   | P74   | G       | General-purpose I/O port<br>This function is always valid.  |  |  |  |
|  | SID1  |         | SSI #1 data input pin<br>During SSI #1 input operations, these inputs may be used at<br>any time; therefore, it is necessary to stop output by other<br>functions on this pin, except when using them for output<br>deliberately.                     |  |  |  |
| 48   | P75   | G       | General-purpose I/O port<br>This function is valid when the SSI #1 data output is disabled.   |  |  |  |
|  | SOD1  |         | SSI #1 data output pin<br>This function is valid when the SSI #1 data output is disabled.   |  |  |  |


\*: FPT-80P-M15

(Continued)

| Pin no.<br>TQFP-80*  | Pin name      | Circuit<br>type | Function  |  |  |  |
|----------------------|---------------|-----------------|---|--|--|--|
| 49,<br>50            | P80,<br>P81   | G               | General-purpose I/O port<br>This function is always valid.  |  |  |  |
|                      | INTO,<br>INT1 |                 | DTP/external interrupt input pin<br>When external interrupts are enabled, these inputs may be<br>used at any time; therefore, it is necessary to stop output by<br>other functions on this pin, except when using them for output<br>deliberately.  |  |  |  |
| <sup>40.com</sup> 51 | P82           | G               | General-purpose I/O port<br>This function is always valid.  |  |  |  |
|                      | INT2          |                 | DTP/external interrupt input pin<br>When external interrupts are enabled, these inputs may be<br>used at any time; therefore, it is necessary to stop output by<br>other functions on this pin, except when using them for output<br>deliberately.<br>Because an input to this pin is clamped to Low when the CPU<br>stops, use INT0 or INT1 to wake up the system from the stop<br>mode. |  |  |  |
|                      | ATG           | -               | 8/10-bit A/D converter trigger input pin<br>When 8/10-bit A/D converter is waiting for activation, this input<br>may be used at any time; therefore, it is necessary to stop<br>output by other functions on this pin, except when using it for<br>output deliberately.   |  |  |  |
| 52                   | CLK           | G               | CLK output pin  |  |  |  |
|                      | RY/BY         | _               | Open-drain pin output ready/busy signal in the program deletin<br>operation<br>This function is valid in the flash memory mode.   |  |  |  |
| 38                   | Vcc           | Power<br>supply | Digital circuit power supply pin  |  |  |  |
| 64                   | Vcc5          | Power<br>supply | Power supply voltage (5.0 V) input pin for flash memory   |  |  |  |
| 9,<br>32,<br>61      | Vss           | Power<br>supply | Digital circuit power supply (GND) pin  |  |  |  |
| 26                   | AVcc          | Power<br>supply | Analog circuit power supply pin<br>This power supply must only be turned on or off when electric<br>potential of AVcc or greater is applied to Vcc.   |  |  |  |
| 27                   | AVRH          | Power<br>supply | 8/10-bit A/D converter external reference voltage input pin<br>This pin must only be turned on or off when electric potential<br>AVRH or greater is applied to AVcc.  |  |  |  |
| 28                   | AVRL          | Power<br>supply | 8/10-bit A/D converter external reference voltage input pin   |  |  |  |
| 29                   | AVss          | Power<br>supply | Analog circuit power supply (GND) pin   |  |  |  |


\*: FPT-80P-M15

### ■ I/O CIRCUIT TYPE



<sup>(</sup>Continued) www.DataSheet44.com

(Continued)



|              | Туре   | Circuit                                       | Remarks   |
|--------------|--------|---|---|
| www.DataShee | 4U.com | Diffusion resistor<br>Analog input            | <ul> <li>N-ch open-drain CMOS-level output</li> <li>CMOS-level hysteresis input<br/>(analog input)<br/>(with analog input control)</li> </ul> |
|              | J      | Diffusion resistor<br>Analog input<br>control | <ul> <li>N-ch open-drain CMOS-level output</li> <li>CMOS-level hysteresis input<br/>(analog input)<br/>(with analog input control)</li> </ul> |

### ■ HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to the input or output pins other than medium-and high-voltage pins or if higher than the voltage which shown on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.


In addition, for the same reasons take care to prevent the analog power supply from exceeding the digital power supply.

#### 2. Treatment of Unused Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistors.

#### 3. Precautions when Using an External Clock

When an external clock is used, drive X0 only.



#### 4. Power Supply Pins

When there are several V<sub>cc</sub> and V<sub>ss</sub> pins, those pins that should have the same electric potential are connected within the device when the device is designed in order to prevent misoperation, such as latch-up. However, all of those pins must be connected to the power supply and ground externally in order to reduce unnecessary emissions, prevent misoperation of strobe signals due to an increase in the ground level, and to observe the total output current standards.

In addition, give a due consideration to the connection in that current supply be connected to Vcc and Vss with the lowest possible impedance.

Finally, it is recommended to connect a capacitor of about 0.1  $\mu$ F between V<sub>cc</sub> and V<sub>ss</sub> near this device as a bypass capacitor.

#### 5. Crystal Oscillation Circuit

Noise in the vicinity of the X0 and X1 pins will cause this device to operate incorrectly. Design the printed circuit board so that the bypass capacitor connecting X0 and X1 pins and the crystal oscillator (or ceramic oscillator) to ground is located as close to the device as possible.

In addition, because printed circuit board artwork in which the area around the X0 and X1 pins is surrounded by ground provides stable operation, such an arrangement is strongly recommended.

#### 6. Sequence for Applying the A/D Converter Power Supply and the Analog Inputs

Always be sure to apply the digital power supply (Vcc) before applying the A/D converter power supply (AVcc, AVRH, and AVRL) and the analog inputs (AN0 to AN7).

In addition, when the power is turned off, turn off the A/D converter power supply and the analog inputs first, and then turn off the digital power supply. (Turning on or off the analog and digital power supplies simultaneously will not cause any problems.)

Whether applying or cutting off the power, be certain that AVRH does not exceed AVcc.


#### 7. External Reset Input

To reliably reset the controller by inputting an "L" level to the RST pin, ensure that the "L" level is applied for at least five machine cycles.

#### 8. HST Pin


When turning on the system, be sure to set the  $\overline{\text{HST}}$  pin to "H" level. Never set the  $\overline{\text{HST}}$  pin to "L" level while the  $\overline{\text{RST}}$  pin is in "L" level.

#### 9. CLK Pin




#### **10.Specifed Interrupt Sequence**


When the interrupt stack area is allocated to the external memory, even if the higher priority level interrupt may generate while the former interrupt is waiting in the stack area, the latter higher priority level interrupt routine has to wait untill the former interrupt routine is excuted. In this case the former interrupt routine is excuted in the latter higher priority level.





#### BLOCK DIAGRAM




# ■ F<sup>2</sup>MC-16L CPU PROGRAMMING MODEL







### ■ MEMORY MAP



# ■ I/O MAP

| Address                  | Register<br>name | Register   | Read/<br>write | Resource<br>name              | Initial value |
|--------------------------|------------------|--|----------------|-------------------------------|---------------|
| 00000н                   | PDR0             | Port 0 data register                             | R/W            | Port 0                        | XXXXXXXX в    |
| 000001н                  | PDR1             | Port 1 data register                             | R/W            | Port 1                        | XXXXXXXX в    |
| 000002н                  | PDR2             | Port 2 data register                             | R/W            | Port 2                        | XXXXXXXX в    |
| 000003н                  | PDR3             | Port 3 data register                             | R/W            | Port 3                        | XXXXXXXX в    |
| 000004н                  | PDR4             | Port 4 data register                             | R/W            | Port 4                        | XXXXXXXX в    |
| 400005н                  | PDR5             | Port 5 data register                             | R/W            | Port 5                        | XXXXXXX-в     |
| 000006н                  | PDR6             | Port 6 data register                             | R/W            | Port 6                        | 111-1111в     |
| 000007н                  | PDR7             | Port 7 data register                             | R/W            | Port 7                        | ——XXXXXX в    |
| 000008н                  | PDR8             | Port 8 data register                             | R/W            | Port 8                        | ХХХв          |
| 000009н<br>to<br>00000Fн |                  | (Vacano  | cy)            |                               |               |
| 000010н                  | DDR0             | Port 0 data direction register                   | R/W            | Port 0                        | 0000000в      |
| 000011н                  | DDR1             | Port 1 data direction register                   | R/W            | Port 1                        | 0000000в      |
| 000012н                  | DDR2             | Port 2 data direction register                   | R/W            | Port 2                        | 0000000в      |
| 000013н                  | DDR3             | Port 3 data direction register                   | R/W            | Port 3                        | 0000000в      |
| 000014н                  | DDR4             | Port 4 data direction register                   | R/W            | Port 4                        | 0000000в      |
| 000015н                  | DDR5             | Port 5 data direction register                   | R/W            | Port 5                        | 000000-в      |
| 000016н                  | ADER             | Analog input enable register                     | R/W            | Analog input<br>enabled       | 11111111в     |
| 000017н                  | DDR7             | Port 7 data direction register                   | R/W            | Port 7                        | 000000в       |
| 000018н                  | DDR8             | Port 8 data direction register                   | R/W            | Port 8                        | 000в          |
| 000019н<br>to<br>00001Fн |                  | (Vacano  | cy)            |                               |               |
| 000020н                  | SCR1             | Serial control status register 1                 | R/W            |                               | 1000000в      |
| 000021н                  | SSR1             | Serial status register 1                         | R/W            | 8/16-bit I/O                  | 00 в          |
| 000022н                  | SDR1L            | Serial data register 1 (L)                       | R/W            | simple serial interface ch. 1 | XXXXXXXX в    |
| 000023н                  | SDR1H            | Serial data register 1 (H)                       | R/W            |                               | XXXXXXXX в    |
| 000024н<br>to<br>000027н |                  | (Vacano  | cy)            |                               |               |
| 000028н                  | UMC0             | Mode control register 0                          | R/W            |                               | 0000100в      |
| 000029н                  | USR0             | Status register 0                                | R/W            |                               | 00010000в     |
| 00002Ан                  | UIDR0/<br>UODR0  | Input data register 0/<br>output data register 0 | R/W            | UART ch. 0                    | XXXXXXXXB     |
| 00002Вн                  | URD0             | Rate and data register 0                         | R/W            |                               | 0000000 в     |
| 00002Сн<br>to<br>00002Ен |                  | (Vacano  | cy)            |                               |               |

| Address                               | Register<br>name | Register                                      | Read/<br>write | Resource<br>name                | Initial value     |
|---------------------------------------|------------------|---|----------------|---------------------------------|-------------------|
| 00002Fн                               | CKSCR            | Clock selection register                      | R/W            | PLL                             | 1100в             |
| 000030н                               | ENIR             | DTP/interrupt enable register                 | R/W            | DTP/external                    | 0000в             |
| 000031н                               | EIRR             | DTP/interrupt source register                 | R/W            |                                 | 0000в             |
| 000032н                               | ELVR             | Request level setting register                | R/W            | intorrupt                       | 0000000в          |
| 000033н<br>to<br><sup>4</sup> 00003Fн |                  | (Vacancy)                                     |                |                                 |                   |
| 000040н                               | TMCSR0           | Timer control status register #0              | R/W            |                                 | 00000000в         |
| 000041н                               | TWOSIN           |   | R/W            |                                 | 0000в             |
| 000042н                               |                  | 10 hit times register #0                      | R              | 10 bit tim or #0                | XXXXXXXXB         |
| 000043н                               | TMR0             | 16-bit timer register #0                      | R              | 16-bit timer #0                 | XXXXXXXXB         |
| 000044н                               |                  |   | W              | -                               | XXXXXXXXB         |
| 000045н                               | TMRLR0           | 16-bit reload register #0 W                   |                | -                               | XXXXXXXXB         |
| 000046н<br>000047н                    | 0046н (Vacancy)  |   |                |                                 |                   |
| 000048н                               |                  |   | R/W            |                                 | 00000000          |
| 000049н                               | TMCSR1           | Timer control status register #1              | R/W            |                                 | 0000в             |
| 00004Ан                               |                  |   | R              | -                               | XXXXXXXXB         |
| 00004Вн                               | TMR1             | 16-bit timer register #1                      | R              | - 16-bit timer #1               | XXXXXXXX          |
| 00004Сн                               |                  |   | W              |                                 | XXXXXXXXB         |
| 00004Dн                               | TMRLR1           | 16-bit reload register #1                     | W              |                                 | XXXXXXXXB         |
| 00004Eн<br>00004Fн                    |                  | (Vacancy)                                     |                |                                 |                   |
| 000050н                               |                  |   | R/W            |                                 | 00000000в         |
| 000051н                               | TMCSR2           | Timer control status register #2              | R/W            | _                               | 0000 <sub>в</sub> |
| 000052н                               |                  |   | R              | -                               | XXXXXXXX          |
| 000053н                               | TMR2             | 16-bit timer register #2                      | R              | 16-bit timer #2                 | XXXXXXXX          |
| 000054н                               |                  |   | W              | -                               | XXXXXXXX          |
| 000055н                               | TMRLR2           | 16-bit reload register #2                     | W              | -                               | XXXXXXXX          |
| 000056н                               |                  |   |                |                                 |                   |
| to<br>00005Fн                         |                  | (Vacancy)                                     |                |                                 |                   |
| 000060н                               | ICP0             | Input capture register 0                      | R              |                                 | XXXXXXXXB         |
| 000061н                               |                  | Input capture register U                      | R              |                                 | XXXXXXXXB         |
| 000062н                               |                  | Input conture register 4                      | R              | 16-bit input<br>capture 0 and 1 | XXXXXXXXB         |
| 000063н                               | ICP1             | Input capture register 1                      | R              |                                 | XXXXXXXXB         |
| 000064н                               | ICS0             | Input capture control status register 0 and 1 | R/W            | 1                               | 0000000в          |
| 000065н                               |                  | (Vacancy)                                     |                | 1                               | 1                 |

| Address                   | Register<br>name | Register   | Read/<br>write | Resource<br>name                          | Initial value |
|---------------------------|------------------|--|----------------|---|---------------|
| 000066н                   | ICP2             | Input conture register 2                                 | R              |   | XXXXXXXXB     |
| 000067н                   | ICP2             | Input capture register 2                                 | ĸ              |   | XXXXXXXXB     |
| 000068н                   |                  | lanut conturo registor 2                                 | Р              | 16-bit input                              | XXXXXXXXB     |
| 000069н                   | ICP3             | Input capture register 3                                 | R              | capture 2 and 3                           | XXXXXXXXB     |
| <b>00006А</b> н<br>4U.com | ICS1             | Input capture control status register 2 and 3            | R/W            |   | 00000000в     |
| 00006Вн                   |                  | (Vacancy)  |                |   |               |
| 00006Сн                   | TCDT             | Timor data registor                                      | R              |   | 0000000в      |
| 00006D <sup>H</sup>       | ICDI             | Timer data register                                      | R              | 16-bit freerun<br>timer                   | 0000000в      |
| 00006Ен                   | TCCS             | Timer control status register                            | R/W            |   | 0000000в      |
| 00006Fн                   |                  | (Vacancy)  |                |   |               |
| 000070н                   | ADCS 1           | A/D control status register 1                            | R/W            |   | 000-0000в     |
| 000071н                   | ADCS 2           | A/D control status register 2                            | R/W            | -   | -00000в       |
| 000072н                   | ADCT 1           | Conversion time setting register 1                       | R/W            | -   | XXXXXXXXB     |
| 000073н                   | ADCT 2           | Conversion time setting register 2                       | R/W            | 8/10-bit A/D<br>converter                 | XXXXXXXXB     |
| 000074н                   | ADTL0            | A/D data register 0 (L)                                  | R              |   | XXXXXXXXB     |
| 000075н                   | ADTH0            | A/D data register 0 (H)                                  | R              |   | ХХв           |
| 000076н                   | ADTL1            | A/D data register 1 (L)                                  | R              |   | XXXXXXXXB     |
| 000077н                   | ADTH1            | A/D data register 1 (H)                                  | R              |   | ХХв           |
| 000078н                   | ADTL2            | A/D data register 2 (L)                                  | R              |   | XXXXXXXXB     |
| 000079н                   | ADTH2            | A/D data register 2 (H)                                  | R              |   | ХХв           |
| 00007Ан                   | ADTL3            | A/D data register 3 (L)                                  | R              |   | XXXXXXXXB     |
| 00007Вн                   | ADTH3            | A/D data register 3 (H)                                  | R              | -   | ХХв           |
| 00007Cн<br>to<br>00008Fн  |                  | (Vacancy)  |                |   |               |
| 000090н<br>to<br>00009Ен  |                  | (System reserved a                                       | rea)*1         |   |               |
| 00009Fн                   | DIRR             | Delayed interrupt source generation/<br>release register | R/W            | Delayed interrupt<br>generation<br>module | Ов            |
| 0000А0н                   | STBYC            | Standby control register                                 | R/W            | Low-power<br>consumption<br>mode          | 0001XXXXв     |
| 0000АЗн                   | MACR             | Middle address control register                          | W              |   | *2            |
| 0000A4н                   | HACR             | High address control register                            | W              | External pin                              | *2            |
| 0000А5н                   | EPCR             | External pin control register                            | W              | -   | *2            |

(Continued)

| Address                  | Register<br>name              | Register                        | Read/<br>write | Resource<br>name  | Initial value |  |  |
|--------------------------|-------------------------------|---------------------------------|----------------|-------------------|---------------|--|--|
| 0000A8н                  | WTC                           | Watchdog timer control register | R/W            | Watchdog<br>timer | XXXXXXXX      |  |  |
| 0000А9н                  | TBTC                          | Timebase timer control register | R/W            | Timebase<br>timer | 0ХХ0000в      |  |  |
| 0000АЕн                  | FMCS                          | Control status register         | R/W            | Flash memory      | 000Х00в       |  |  |
| 0000В0н                  | ICR00                         | Interrupt control register 00   | R/W*3          |                   | 00000111в     |  |  |
| <sup>4</sup> 0000В1н     | ICR01                         | Interrupt control register 01   | R/W*3          |                   | 00000111в     |  |  |
| 0000B2н                  | ICR02                         | Interrupt control register 02   | R/W*3          |                   | 00000111в     |  |  |
| 0000ВЗн                  | ICR03                         | Interrupt control register 03   | R/W*3          |                   | 00000111в     |  |  |
| 0000В4н                  | ICR04                         | Interrupt control register 04   | R/W*3          |                   | 00000111в     |  |  |
| 0000B5н                  | ICR05                         | Interrupt control register 05   | R/W*3          |                   | 00000111в     |  |  |
| 0000В6н                  | ICR06                         | Interrupt control register 06   | R/W*3          |                   | 00000111в     |  |  |
| <b>0000В7</b> н          | ICR07                         | Interrupt control register 07   | R/W*3          | Interrupt         | 00000111в     |  |  |
| 0000В8н                  | ICR08                         | Interrupt control register 08   | R/W*3          | controller        | 00000111в     |  |  |
| 0000В9н                  | ICR09                         | Interrupt control register 09   | R/W*3          |                   | 00000111в     |  |  |
| 0000ВАн                  | ICR10                         | Interrupt control register 10   | R/W*3          |                   | 00000111в     |  |  |
| 0000ВВн                  | ICR11                         | Interrupt control register 11   | R/W*3          | -                 | 00000111в     |  |  |
| 0000BCH                  | ICR12                         | Interrupt control register 12   | R/W*3          | -                 | 00000111в     |  |  |
| 0000BDH                  | ICR13                         | Interrupt control register 13   | R/W*3          | 1                 | 00000111в     |  |  |
| 0000ВЕн                  | ICR14                         | Interrupt control register 14   | R/W*3          | 1                 | 00000111в     |  |  |
| 0000BFн                  | ICR15                         | Interrupt control register 15   | R/W*3          | 1                 | 00000111в     |  |  |
| 0000C0н<br>to<br>0000FFн | (External area)* <sup>3</sup> |                                 |                |                   |               |  |  |

Explanation of read/write

R/W : Readable and writable

- R : Read only
- W: Write only

Explanation of initial values

- 0: The initial value of this bit is "0".
- 1: The initial value of this bit is "1".
- X: The initial value of this bit is undefined.
- -: This bit is unused. No initial value is defined.
- \*1: Access prohibited.
- \*2: The initial values are changed depending on a bus mode.
- \*3: The only area available for the external access below address 0000FF<sub>H</sub> is this area. Addresses not explained in the table are "(reserved area)"; accesses to these areas are handled accesses to internal areas. No access signal is generated for the external bus.

Note: Do not use any "(vacancy)".

# ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

| Baramatar                              | Symbol          | Va      | alue      | Unit | Remarks |
|--|-----------------|---------|-----------|------|---------|
| Parameter                              | Symbol          | Min.    | Min. Max. |      | Remarks |
|  | Vcc             | Vss-0.3 | Vss + 4.0 | V    |         |
|  | Vcc5            | Vss-0.3 | Vss + 7.0 | V    | *1      |
| Power supply voltage                   | AVcc            | Vss-0.3 | Vss + 4.0 | V    | *2      |
|  | AVRH            | Vss-0.3 | Vss + 4.0 | V    | *2      |
|  | AVRL            | Vss-0.3 | Vss + 4.0 | V    | *2      |
|  | VI1             | Vss-0.3 | Vcc + 0.3 | V    | *3      |
| Input voltage                          | V <sub>12</sub> | Vss-0.3 | Vcc5+0.3  | V    | *4      |
| Output voltage                         | Vo              | Vss-0.3 | Vcc + 0.3 | V    | *3      |
| "L" level maximum output current       | Iol             |         | 10        | mA   |         |
| "L" level average output current       | IOLAV           |         | 3         | mA   |         |
| "L" level total maximum output current | ΣΙοι            |         | 60        | mA   |         |
| "L" level total average output current | ΣΙοιαν          |         | 30        | mA   |         |
| "H" level maximum output current       | Іон             |         | -10       | mA   |         |
| "H" level average output current       | Іонач           |         | -3        | mA   |         |
| "H" level total maximum output current | ΣІон            |         | -60       | mA   |         |
| "H" level total average output current | ΣΙοήαν          |         | -30       | mA   |         |
| Power consumption                      | PD              |         | 350       | mW   |         |
| Operating temperature                  | TA              | 0       | +70       | °C   |         |
| Storage temperature                    | Tstg            | -55     | +125      | °C   |         |

\*1: Vcc5 must always exceed Vcc.

\*2: AVcc, AVRH and AVRL must not exceed Vcc. Also AVRL must not exceed AVRH.

\*3: V<sub>11</sub> and V<sub>0</sub> must not exceed V<sub>cc</sub> + 0.3 V.

\*4:  $V_{12}$  must not exceed Vcc5 + 0.3 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

| Parameter             | Symbol | Va   | lue       | Unit | Remarks                     |
|-----------------------|--------|------|-----------|------|-----------------------------|
| Farameter             | Symbol | Min. | Min. Max. |      | Remarks                     |
| Power supply voltage  | Vcc    | 3.0  | 3.6       | V    | Normal operation            |
|                       | Vcc    | 3.0  | 3.6       | V    | Maintaining the stop status |
|                       | Vcc5   | 4.5  | 5.5       | V    |                             |
| Operating temperature | TA     | 0    | +70       | °C   |                             |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

| Demons f                 | <b>.</b> |                                   | O a maliti a m                                | Va        | lue        | 11 14 | D                                    |
|--------------------------|----------|-----------------------------------|---|-----------|------------|-------|--------------------------------------|
| Parameter                | Symbol   | Pin name                          | Condition                                     | Min.      | Max.       | Unit  | Remarks                              |
|                          | VIH2     |                                   |   | 0.7 Vcc   | Vcc5 + 0.3 | V     | TTL input                            |
| "H" level input          | VIH1S    | P60 to P63,<br>P65 to P67,<br>P70 |   | 0.8 Vcc   | Vcc + 0.3  | V     | CMOS hysteresis input                |
| voltage                  | VIH2S    | —                                 |   | 0.8 Vcc   | Vcc5 + 0.3 | V     | CMOS hysteresis input                |
| t4U.com                  | VIH2S5   | RST, HST                          |   | 0.8 Vcc5  | Vcc5 + 0.3 | V     | CMOS hysteresis input                |
|                          | VIHM     | MD0 to MD2                        |   | 0.7 Vcc5  | Vcc5 + 0.3 | V     | CMOS input                           |
|                          | VIL2     | —                                 | —   | Vss – 0.3 | 0.2 Vcc    | V     | TTL input                            |
| "L" level input          | VIL1S    | P60 to P63,<br>P65 to P67,<br>P70 |   | Vss – 0.3 | 0.2 Vcc    | V     | CMOS hysteresis input                |
| voltage                  | VIL2S    | —                                 |   | Vss – 0.3 | 0.2 Vcc    | V     | CMOS hysteresis input                |
|                          | VIL2S5   | RST, HST                          |   | Vss - 0.3 | 0.2 Vcc5   | V     | CMOS hysteresis input                |
|                          | Vilm     | MD0 to MD2                        |   | Vss - 0.3 | 0.2 Vcc5   | V     | CMOS input                           |
| "H" level output voltage | Vон      | All ports<br>except port 6        | Vcc = 3.0 V<br>Іон = –1.6 mA                  | Vcc - 0.3 |            | V     |                                      |
| "L" level output voltage | Vol      | All ports                         | Vcc = 3.0 V<br>lo <sub>L</sub> = 2.0 mA       |           | 0.4        | V     |                                      |
|                          | Інт      | MD0 to MD2                        | Vcc = 3.6 V<br>Vcc5 = 5.5 V<br>Vн = 0.7 Vcc5  |           | -10        | μΑ    | CMOS input                           |
| "H" level input          | Іін2     |                                   | Vcc = 3.6 V<br>Vcc5 = 5.5 V<br>ViH = 2.2 V    |           | -10        | μΑ    | TTL input                            |
| current                  | Іінз     | Except port 6,<br>RST, HST        | Vcc = 3.6 V<br>Vcc5 = 5.5 V<br>Vн = 0.8 Vcc   | _         | -10        | μΑ    | CMOS hysteresis input                |
|                          | Іін4     | P60 to P63,<br>P65 to P67         | Vcc = 3.6 V<br>Vcc5 = 5.5 V<br>Vн = 0.7 Vcc   |           | -10        | μΑ    | CMOS hysteresis input<br>Only port 6 |
|                          | lil1     | MD0 to MD2                        | Vcc = 3.6 V<br>Vcc5 = 5.5 V<br>VIL = 0.3 Vcc5 |           | 10         | μΑ    | CMOS input                           |
| "L" level input          | lil2     | _                                 | Vcc = 3.6 V<br>Vcc5 = 5.5 V<br>VIL = 0.8 V    |           | 10         | μΑ    | TTL input                            |
| current                  | li∟3     | Except port 6,<br>RST, HST        | Vcc = 3.6 V<br>Vcc5 = 5.5 V<br>VIL = 0.2 Vcc  | _         | 10         | μΑ    | CMOS hysteresis input                |
|                          | IIL4     | P60 to P63,<br>P65 to P67         | Vcc = 3.6 V<br>Vcc5 = 5.5 V<br>VIL = 0.3 Vcc  | _         | 10         | μA    | CMOS hysteresis input<br>Only port 6 |

 $(V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

(Continued)

| Devenueter                              | Cumb al | Din nome                 | Condition                          |                             |      | Value |      | Unit | Remarks                                |  |
|---|---------|--------------------------|------------------------------------|-----------------------------|------|-------|------|------|--|--|
| Parameter                               | Symbol  | Pin name                 |                                    | onation                     | Min. | Тур.  | Max. | Unit | itemarks                               |  |
|   | Icc1    | Vcc                      | CPU                                | Vcc = 3.15 V to<br>3.6 V    | _    | _     | 50   | mA   | Flash memory<br>read state             |  |
|   |         | Vcc                      | normal<br>mode at                  | Vcc = 3.3 V<br>±0.15 V      | _    | _     | 45   | mA   | Flash memory<br>read state             |  |
| ata                                     | ICC51   | Vcc5                     | 25 MHz                             | 25 MHz                      |      | —     | 33   | mA   | Flash memory<br>read state             |  |
| Power supply current*1                  | Icc2    | Vcc                      | 0.511                              | Vcc = 3.15 V to<br>3.6 V    | _    |       | 50   | mA   | Flash memory<br>program/erase<br>state |  |
|   | Icc2    | Vcc                      | CPU<br>normal<br>mode at<br>25 MHz | Vcc = 3.3 V<br>±0.15 V      | _    |       | 45   | mA   | Flash memory<br>program/erase<br>state |  |
|   | ICC52   | Vcc5                     |                                    | _                           | _    |       | 53   | mA   | Flash memory<br>program/erase<br>state |  |
|   | Iccs    | Vcc                      | CPU slee                           | CPU sleep mode<br>tt 25 MHz |      |       | 20   | mA   |  |  |
|   | Icc5s   | Vcc5                     | At 25 MH                           |                             |      | _     | 5    | mA   |  |  |
|   | Іссн    | Vcc                      | CPU stop                           | mode                        | _    |       | 100  | μA   |  |  |
|   | Ісс5н   | Vcc5                     | $T_{A} = +25^{\circ}$              | С                           | _    |       | 100  | μA   |  |  |
| Input<br>capacitance                    | CIN     | Except Vcc,<br>Vcc5, Vss |                                    | —                           | —    | 10    | _    | pF   |  |  |
| Pull-up resistor                        | Rpull   | RST                      | Vcc = 3.3<br>Vcc5 = 5.0            |                             | 22   | —     | 220  | kΩ   |  |  |
| Open-drain<br>output leakage<br>voltage | Ileak   | Port 6                   | _                                  |                             | _    | _     | 10   | μΑ   |  |  |
| Low Vcc5 lock<br>voltage*2              | Vlko    | —                        |                                    | _                           | TBD  |       | 3.6  | V    |  |  |

#### $(V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{T}_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

\*1: Because the current values are tentative values, they are subject to change without notice due to our efforts to improve the characteristics of these devices.

\*2: To prevent improper commands from being activated during rise and fall of Vcc5, the internal Vcc5 detection circuit of the flash memory allows only read accesses and ignores write accesses while Vcc5 is lower than VLKO.

### 4. Flash Memory Programming/Eraseing Characteristics

 $(V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

| Parameter             | Condition                               |      | Value |      |        | Remarks   |
|-----------------------|---|------|-------|------|--------|---|
| Farameter             | Condition                               | Min. | Тур.  | Max. | Unit   | Remarks   |
| Sector eraseing time  |   | —    | 1.5   | 13.5 | sec    | Except for the write time before internal erase operation |
| Chip eraseing time    | T <sub>A</sub> = +25°C,<br>Vcc = 3.3 V, |      | _     | 27.0 | sec    | Except for the write time before internal erase operation |
| Byte programmimg time | Vcc = 3.3 V,<br>Vcc5 = 5.0 V            | _    | 16    |      | μs     | Except for the over head time of the system               |
| Chip programming time |   |      | 2.1   | _    | sec    | Except for the over head time of the system               |
| Erase/program cycle   |   | 100  |       | _    | cycles |   |


\*: The internal automatic algorithm continues operations for up to 48 ms, for each 1-byte writing operation.


### 5. AC Characteristics

# (1) Clock Timing

| Parameter                          | Symbol                               | Pin name | Condition             | Va   | lue       | Unit | Remarks |
|------------------------------------|--------------------------------------|----------|-----------------------|------|-----------|------|---------|
| Farameter                          | Symbol                               | Fin name | Condition             | Min. | Min. Max. |      | Remarks |
| Clock froguency                    | Fc                                   | X0, X1   | Vcc = 3.15 V to 3.6 V | _    | 50        | MHz  |         |
| Clock frequency                    | Fc                                   | X0, X1   | Vcc = 3.3 V ±0.3 V    | _    | 40        | MHz  |         |
| Clock cycle time                   | tc                                   | X0, X1   |                       | 1/Fc | _         | ns   |         |
| Input clock pulse width            | Р <sub>WH</sub> ,<br>Р <sub>WL</sub> | X0       |                       | 10   | —         | ns   |         |
| Input clock<br>rising/falling time | tcr,<br>tcf                          | X0       |                       | _    | 8         | ns   |         |








#### (2) Clock Output Timing

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

| Paramatar                                 | Symbol Pin name |     | Condition | Va            | lue           | Unit | Remarks |
|---|-----------------|-----|-----------|---------------|---------------|------|---------|
| Parameter                                 | Symbol          |     | Condition | Min.          | Max.          | Unit |         |
| Cycle time                                | tcyc            | CLK |           | 2 tc*         | —             | ns   |         |
| $CLK \uparrow \rightarrow CLK \downarrow$ | <b>t</b> CHCL   | CLK |           | 1 tcyc/2 – 15 | 1 tcyc/2 + 15 | ns   |         |

\* : For information on tc (clock cycle time), see "(1) Clock Timing."

w.DataSheet4U.com




#### (3) Reset and Hardware Standby Input

(Vcc = 3.3 V ±0.3 V, Vcc5 = 5.0 V ±0.5 V, AVss = Vss = 0.0 V, T<sub>A</sub> = 0°C to +70°C)

| Parameter                   | Symbol        | Symbol Pin name C |           | Val             | ue   | Unit | Remarks |
|-----------------------------|---------------|-------------------|-----------|-----------------|------|------|---------|
|                             | Symbol        |                   | Condition | Min.            | Max. | Unit | Remarks |
| Reset input time            | <b>t</b> rstl | RST               |           | <b>5 t</b> cyc* | —    | ns   |         |
| Hardware standby input time | <b>t</b> HSTL | HST               |           | <b>5 t</b> cyc* |      | ns   |         |

\* : For information on tcvc (cycle time), see "(2) Clock Output Timing."

Note: When hardware standby input is given, the machine cycle is simultaneously selected to be divide-by-32.




#### (4) Power-on Reset

| (AVss = Vss = 0.0) | V, $T_{A} = 0^{\circ}C^{\dagger}$ | to +70°C) |
|--------------------|-----------------------------------|-----------|
|--------------------|-----------------------------------|-----------|

| Parameter                 | Symbol     | Pin name  | Condition | Va   | lue  | Unit | Remarks |  |
|---------------------------|------------|-----------|-----------|------|------|------|---------|--|
| Parameter                 | Symbol     | Fin name  | Condition | Min. | Max. | Unit | Remarks |  |
| Power supply rising time  | <b>t</b> R | Vcc, Vcc5 |           | —    | 30   | ms   | *       |  |
| Power supply cut-off time | toff       | Vcc, Vcc5 |           | 1    | —    | ms   |         |  |

\* : Before the power supply rising, Vcc must be lower than 0.2 V.

Note: The above standards are the values needed in order to activate a power-on reset.




### (5) Bus Read Timing

|               | Parameter  | Symbol        | Pin name             | Condition | Va             | lue            | Unit | Remarks |  |  |  |
|---------------|--|---------------|----------------------|-----------|----------------|----------------|------|---------|--|--|--|
|               | raiametei  | Symbol        | Finitianie           | Condition | Min.           | Max.           | Unit | Kemarko |  |  |  |
|               | Address cycle time   | <b>t</b> acyc | AN23 to AN00         | _         | 2 tcyc* – 10   |                | ns   |         |  |  |  |
|               | Valid address $\rightarrow \overline{RD} \downarrow time$  | tavrl         | AN23 to AN00         |           | 1 tcrc*/2 - 13 |                | ns   |         |  |  |  |
|               | RD pulse width   | <b>t</b> rlrh | RD                   | -         | 1 tcyc* – 20   |                | ns   |         |  |  |  |
|               | $\overline{RD} \downarrow \rightarrow$ data read time      | <b>t</b> RLDV | D15 to D00           |           |                | 1 tcyc* – 30   | ns   |         |  |  |  |
| www.DataSheet | Valid address $\rightarrow$ data read time                 | tavdv         | D15 to D00           |           |                | 3 tcyc*/2 - 30 | ns   |         |  |  |  |
|               | $\overline{RD} \uparrow \rightarrow data  hold time$       | <b>t</b> RHDX | D15 to D00           |           | 0              |                | ns   |         |  |  |  |
|               | $\overline{RD} \uparrow \rightarrow address valid time$    | <b>t</b> RHAX | AN23 to AN00         |           | 1 tcrc*/2 - 20 |                | ns   |         |  |  |  |
|               | Valid address $ ightarrow$ CLK $\uparrow$ time             | tavcн         | AN23 to AN00,<br>CLK |           | 1 tcyc*/2 – 20 | _              | ns   |         |  |  |  |
|               | $\overline{RD} \downarrow \rightarrow CLK \downarrow time$ | <b>t</b> rlcl | RD, CLK              |           | 1 tcyc*/2 - 20 | _              | ns   |         |  |  |  |

(Vcc = 3.3 V ±0.3 V, Vcc5 = 5.0 V ±0.5 V, AVss = Vss = 0.0 V, T\_A = 0°C to +70°C)

\* : For information on tcvc (cycle time), see "(2) Clock Output Timing."




#### (6) Bus Write Timing

| Devementer  | Symbol        | Pin name         | Condition | Val            | ue   | 110:4 | Remarks |
|---|---------------|------------------|-----------|----------------|------|-------|---------|
| Parameter   | Symbol        | Pin name         | Condition | Min.           | Max. | Unit  |         |
| Valid address $\rightarrow \overline{WR} \downarrow time$         | <b>t</b> avwl | AN23 to AN00     |           | 1 tcyc*/2 - 13 | —    | ns    |         |
| WR pulse width  | <b>t</b> wlwh | WRL, WRH         |           | 1 tcyc* – 20   |      | ns    |         |
| Write data $\rightarrow \overline{WR} \uparrow$ time              | tovwн         | D15 to D00       |           | 1 tcyc* – 33   |      | ns    |         |
| $\overline{WR} \uparrow \rightarrow Data$ hold time               | <b>t</b> whdx | D15 to D00       | —         | 1 tcyc*/2 – 15 | —    | ns    |         |
| $\overline{WR}^{\uparrow\uparrow} \rightarrow Address$ valid time | <b>t</b> whax | AN23 to AN00     |           | 1 tcyc*/2 – 15 |      | ns    |         |
| $\overline{WR} \uparrow \rightarrow CLK \downarrow time$          | twlcl         | WRL, WRH,<br>CLK |           | 1 tcyc*/2 – 20 | _    | ns    |         |

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 


\* : For information on tcvc (cycle time), see "(2) Clock Output Timing."



### (7) Ready Input Timing

| $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ |               |          |                    |       |      |      |          |  |
|--|---------------|----------|--------------------|-------|------|------|----------|--|
| Parameter  | Symbol        | Pin name | Condition          | Value |      | Unit | Remarks  |  |
|  |               |          |                    | Min.  | Max. | Unit | itema ko |  |
| RDY setup time   | <b>t</b> RYHS | RDY      | Source oscillation | 15    | 38   | ns   |          |  |
| RDY hold time  | trүнн         | RDY      | 50 MHz             | 0     | 38   | ns   |          |  |

Note: If the RDY setup time is insufficient, use the auto ready function.




(8) Hold Timing

 $(V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}, V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

| Parameter   | Symbol        | Pin name | Condition | Value           |                 | Unit | Remarks   |
|---|---------------|----------|-----------|-----------------|-----------------|------|-----------|
| Farameter   |               |          |           | Min.            | Max.            | Unit | Nellia NS |
| Pin floating $\rightarrow \overline{HAK} \downarrow$ time   | <b>t</b> xhal | HAK      |           | 30              | 1 <b>t</b> cyc* | ns   |           |
| $\overline{HAK}$ time $\uparrow \rightarrow Pin$ valid time | <b>t</b> hah∨ | HAK      |           | 1 <b>t</b> cyc* | <b>2 t</b> cyc* | ns   |           |

\* : For information on tcvc (cycle time), see "(2) Clock Output Timing."

Note: At least one cycle is required from the time when HRQ is fetched until HAK changes.



#### (9) UART Timing


|   |               |          |  |                 |      | 1      |         |
|---|---------------|----------|--|-----------------|------|--------|---------|
| Parameter   | Symbol        | Pin name | Condition  | Value           |      | Unit   | Domorko |
|   |               |          |  | Min.            | Max. | - Unit | Remarks |
| Serial clock cycle time   | tscyc         |          |  | 8 tcyc*         |      | ns     |         |
| $\begin{array}{l} SCK \downarrow \to SOD \text{ delay} \\ time \end{array}$ | <b>t</b> slov | _        | For internal shift clock<br>mode output pin,<br>C∟ = 80 pF | -80             | 80   | ns     |         |
| Valid SID $\rightarrow$ SCK $\uparrow$                                      | <b>t</b> ivsh | _        |  | 100             | _    | ns     |         |
| SCK $f \rightarrow Valid$<br>SID hold time                                  | tsніх         | _        |  | 60              |      | ns     |         |
| Serial clock "H" pulse width  | ts∺s∟         | _        | For external shift clock<br>mode output pin,<br>C∟ = 80 pF | <b>4 t</b> cyc* |      | ns     |         |
| Serial clock "L" pulse<br>width   | <b>t</b> slsh | _        |  | <b>4 t</b> cyc* | _    | ns     |         |
| $SCK \downarrow \rightarrow SOD delay$ time delay time                      | <b>t</b> slov | _        |  | _               | 150  | ns     |         |
| Valid SID $\rightarrow$ SCK $\uparrow$                                      | <b>t</b> ivsh | _        |  | 60              |      | ns     |         |
| $SCK \uparrow \rightarrow Valid SID$ hold time                              | <b>t</b> shix | _        |  | 60              |      | ns     |         |

(Vcc = 3.3 V  $\pm 0.3$  V, Vcc5 = 5.0 V  $\pm 0.5$  V, AVss = Vss = 0.0 V, T<sub>A</sub> = 0°C to +70°C)

\* : For information on tcvc (cycle time), see "(2) Clock Output Timing."

Notes: • These are the AC characteristics for CLK synchronous mode.

 $\bullet$  CL is the load capacitance added to pins during testing.




#### (10) Serial I/O Timing

(Vcc =  $3.3 \text{ V} \pm 0.3 \text{ V}$ , Vcc5 =  $5.0 \text{ V} \pm 0.5 \text{ V}$ , AVss = Vss = 0.0 V, T<sub>A</sub> =  $0^{\circ}$ C to + $70^{\circ}$ C)

| Parameter   | Symbol        | Pin name | Condition  | Value           |           | Unit | Remarks |
|---|---------------|----------|--|-----------------|-----------|------|---------|
| Farameter   | Symbol        |          | Condition  | Min.            | Max.      | Unit | Remarks |
| Serial clock cycle time   | tscyc         | —        |  | <b>2 t</b> cyc* | —         | ns   |         |
| $\begin{array}{l} SCK \uparrow \to SOD \text{ delay} \\ time \end{array}$ | tslov         | —        | For internal shift clock<br>mode output pin,<br>C∟ = 80 pF | —               | 1 tcvc*/2 | ns   |         |
| $Valid\;SID\toSCK\;\uparrow$  | <b>t</b> ivsh | —        |  | -15             |           | ns   |         |
| $SCK \uparrow \rightarrow Valid$<br>SID hold time                         | tsнıx         |          |  | 1/2 tcyc*       | _         | ns   |         |

\* : For information on tcvc (cycle time), see "(2) Clock Output Timing."


Note:  $C_{L}$  is the load capacitance added to pins during testing.



## (11) Timer Input Timing

|                   | (V              | $v_{cc} = 3.0 \text{ V} \pm 0.3 \text{ V},$ | $Vcc5 = 5.0 V \pm$ | 0.5 V, AVs      | s = Vss = 0 | 0.0 V, Ta | $= 0^{\circ}C$ to $+70^{\circ}C$ ) |
|-------------------|-----------------|---|--------------------|-----------------|-------------|-----------|------------------------------------|
| Deremeter         | Symbol          | Din nomo                                    | Condition          | Va              | lue         | Unit      | Remarks                            |
| Parameter         | Symbol          | I Pin name                                  | Condition          | Min.            | Max.        | Unit      | Remarks                            |
| Input pulse width | tтıwн,<br>tтıw∟ | ASR0 to ASR3,<br>TIN0 to TIN2               | _                  | <b>4 t</b> cyc* | _           | ns        |                                    |


\* : For information on tcvc (cycle time), see "(2) Clock Output Timing."



## (12) Timer Output Timing

(Vcc = 3.0 V ±0.3 V, Vcc5 = 5.0 V ±0.5 V, AVss = Vss = 0.0 V, T<sub>A</sub> = 0°C to +70°C)


| Parameter Symbol Pin na                |        | Pin name     | ame Condition      |      | Value |      | Remarks |
|--|--------|--------------|--------------------|------|-------|------|---------|
| Farameter                              | Symbol | Finname      | Condition          | Min. | Max.  | Unit | Remains |
| $CLK \uparrow \to Change \text{ time}$ | tто    | TOT0 to TOT2 | Vcc = 3.3 V ±0.3 V |      | 40    | ns   |         |



## (13) Trigger Input Timing

| $(V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}, V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ |                 |                      |           |                 |      |      |         |
|--|-----------------|----------------------|-----------|-----------------|------|------|---------|
| Parameter  | Symbol          | Pin name             | Condition | Va              | lue  | Unit | Remarks |
| Farameter  | Symbol          | Finname              | Condition | Min.            | Max. | Unit | Remarks |
| Input pulse width  | tтrgн,<br>ttrgl | ATG,<br>INT0 to INT3 | _         | 5 <b>t</b> cyc* | _    | ns   |         |

\* : For information on tcvc (cycle time), see "(2) Clock Output Timing."



### 6. A/D Converter Electrical Characteristics

| Demonster Cumb               |        | <b>D</b> :                | 0   | Value            |                  |                  |      |  |
|------------------------------|--------|---------------------------|---|------------------|------------------|------------------|------|--|
| Parameter                    | Symbol | Pin name                  | Condition                                       | Min.             | Тур.             | Max.             | Unit | Remarks  |
| Resolution                   |        | AN0 to AN3,<br>AN5 to AN7 |   |                  | 8, 10            | 10               | bit  |  |
|                              |        | AN4                       |   |                  | 8                | 8                | bit  |  |
| Total error                  |        | _                         |   |                  |                  | T.B.D            | LSB  | Target: ±4.0   |
| Linearity error              |        | _                         |   |                  |                  | T.B.D            | LSB  | Target: ±2.0   |
| Differential linearity error |        |                           |   |                  | _                | T.B.D            | LSB  | Target: ±1.9   |
| Zero transition              | Vот    | AN0 to AN3,<br>AN5 to AN7 |   | AVRL<br>-1.0 LSB | AVRL<br>+1.0 LSB | AVRL<br>+4.0 LSB | mV   |  |
| voltage                      | Vот    | AN4                       |   | AVRL<br>-1.0 LSB | AVRL<br>+1.0 LSB | AVRL<br>+1.5 LSB | mV   | 8-bit precision in calculation   |
| Full-scale transition        | Vfst   | AN0 to AN3,<br>AN5 to AN7 |   | AVRH<br>-4.0 LSB | AVRH<br>-1.0 LSB | AVRH<br>+1.0 LSB | mV   |  |
| voltage                      | Vfst   | AN4                       |   | AVRH<br>-2.0 LSB | AVRH<br>-1.0 LSB | AVRH<br>+1.0 LSB | mV   | 8-bit precision in calculation   |
| Conversion time              |        | _                         |   | 1.00             | _                |                  | μs   |  |
| Sampling period              | —      | _                         | Setup by ADCT                                   | 440              |                  | —                | ns   |  |
| Conversion period a          | —      | —                         | register  | 120              | —                | —                | ns   |  |
| Conversion period b          | —      |                           | $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}^{*1}$ | 120              |                  | —                | ns   |  |
| Conversion period c          |        | —                         |   | 200              |                  | —                | ns   |  |
| Analog port input<br>current | lain   | AN0 to AN7                | _   | _                | 0.1              | 3                | μA   |  |
| Analog input voltage         |        | AN0 to AN7                |   | AVRL             |                  | AVRH             | V    |  |
| Deference veltage            |        | AVRH                      |   | AVRL + 2.7       |                  | AVcc             | V    |  |
| Reference voltage            |        | AVRL                      | AVRH – AVRL≧2.7                                 | 0                |                  | AVRH – 2.7       | V    |  |
|                              |        | A) /                      | AVcc = 3.3 V ±0.3 V                             | _                | 7                | 9                | mA   |  |
| Power supply                 | IA     | AVcc                      | AVcc = 3.3 V ±0.15 V                            | —                | 7                | 8                | mΑ   |  |
| current                      | las*2  | _                         | AVcc = 3.3 V<br>Stop mode                       | _                | _                | 5                | μA   |  |
| Reference voltage            | Ir     | AVRH                      | AVcc = 3.3 V                                    |                  | 1.0              | 1.5              | mA   |  |
| supply current               | Irs*2  | AVRH                      | Stop mode                                       | —                | _                | 5                | μΑ   |  |
| Interchannel<br>disparity    |        | AN0 to AN3,<br>AN5 to AN7 |   |                  |                  | 4                | LSB  | No rating for<br>AN4 because<br>of calculated<br>by 8-bit<br>precision |

(Vcc =  $3.3 \text{ V} \pm 0.3 \text{ V}$ , Vcc5 =  $5.0 \text{ V} \pm 0.5 \text{ V}$ , AVss = Vss = 0.0 V, T<sub>A</sub> =  $0^{\circ}$ C to + $70^{\circ}$ C)

\*1: When  $F_c = 50$  MHz (frequency), and the machine cycle is 4.0 ns.


The minimum value of the ADCT resister is #A224, differs from that of the MB90F243.

\*2: Current when the A/D converter is not operating and the CPU is stopped.

Notes: • The smaller | AVRH – AVRL |, the greater the error would become relatively.

• If the output impedance of the external circuit for the analog input is high, sampling period might be insufficient. When the sampling period set at near the minimum value, the output impedance of the external circuit should be less than approximately  $300 \Omega$ .

## MB90F244



#### 6. A/D Converter Glossary

#### Resolution

Analog changes that are identifiable with the A/D converter. When the number of bits is 10, analog voltage can be divide into  $2^{10}$ .

#### • Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics

#### • Differential linearity error

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

#### • Total error (unit: LSB)

The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, non-linearity error, differential linearity error, and noise



## ■ INSTRUCTIONS (412 INSTRUCTIONS)

| Table 1 Explanation of Items in Table of Instructions | Table 1 | Explanation ( | of Items in | Table of Instructions |
|---|---------|---------------|-------------|-----------------------|
|---|---------|---------------|-------------|-----------------------|

| Item      | Explanation  |
|-----------|--|
| Mnemonic  | Upper-case letters and symbols: Represented as they appear in assembler<br>Lower-case letters: Replaced when described in assembler.<br>Numbers after lower-case letters: Indicate the bit width within the instruction.   |
| #         | Indicates the number of bytes.   |
| ~         | Indicates the number of cycles.<br>See Table 4 for details about meanings of letters in items.   |
| В         | Indicates the correction value for calculating the number of actual cycles during execution of instruction.<br>The number of actual cycles during execution of instruction is summed with the value in the "cycles" column.  |
| Operation | Indicates operation of instruction.  |
| LH        | Indicates special operations involving the bits 15 through 08 of the accumulator.<br>Z: Transfers "0".<br>X: Extends before transferring.<br>—: Transfers nothing.   |
| AH        | Indicates special operations involving the high-order 16 bits in the accumulator.<br>*: Transfers from AL to AH.<br>—: No transfer.<br>Z: Transfers 00н to AH.<br>X: Transfers 00н or FFн to AH by extending AL.   |
| I         | Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky  |
| S         | <ul> <li>bit), N (negative), Z (zero), V (overflow), and C (carry).</li> <li>*: Changes due to execution of instruction.</li> </ul>  |
| Т         | —: No change.  |
| N         | <ul> <li>S: Set by execution of instruction.</li> <li>R: Reset by execution of instruction.</li> </ul>   |
| Z         |  |
| V         |  |
| С         |  |
| RMW       | Indicates whether the instruction is a read-modify-write instruction (a single instruction<br>that reads data from memory, etc., processes the data, and then writes the result to<br>memory.).<br>*: Instruction is a read-modify-write instruction<br>—: Instruction is not a read-modify-write instruction<br>Note: Cannot be used for addresses that have different meanings depending on<br>whether they are read or written. |

| Symbol   | Explanation  |
|--|--|
| A  | 32-bit accumulator<br>The number of bits used varies according to the instruction.<br>Byte: Low order 8 bits of AL<br>Word: 16 bits of AL<br>Long: 32 bits of AL, AH |
| AH   | High-order 16 bits of A  |
| AL   | Low-order 16 bits of A   |
| e <sup>l4U.com</sup> SP                                      | Stack pointer (USP or SSP)   |
| PC   | Program counter  |
| SPCU   | Stack pointer upper limit register   |
| SPCL   | Stack pointer lower limit register   |
| PCB  | Program bank register  |
| DTB  | Data bank register   |
| ADB  | Additional data bank register  |
| SSB  | System stack bank register   |
| USB  | User stack bank register   |
| SPB  | Current stack bank register (SSB or USB)   |
| DPR  | Direct page register   |
| brg1   | DTB, ADB, SSB, USB, DPR, PCB, SPB  |
| brg2   | DTB, ADB, SSB, USB, DPR, SPB   |
| Ri   | R0, R1, R2, R3, R4, R5, R6, R7   |
| RWi  | RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7   |
| RWj  | RW0, RW1, RW2, RW3   |
| RLi  | RL0, RL1, RL2, RL3   |
| dir<br>addr16<br>addr24<br>addr24 0 to 15<br>addr24 16 to 23 | Compact direct addressing<br>Direct addressing<br>Physical direct addressing<br>Bits 0 to 15 of addr24<br>Bits 16 to 23 of addr24                                    |
| io   | I/O area (000000н to 0000FFн)  |

 Table 2
 Explanation of Symbols in Table of Instructions

(Continued)

## (Continued)

| ſ | Symbol   | Explanation   |
|---|--|---|
|   | #imm4<br>#imm8<br>#imm16<br>#imm32<br>ext (imm8) | <ul> <li>4-bit immediate data</li> <li>8-bit immediate data</li> <li>16-bit immediate data</li> <li>32-bit immediate data</li> <li>16-bit data signed and extended from 8-bit immediate data</li> </ul> |
|   | disp8<br>disp16                                  | 8-bit displacement<br>16-bit displacement   |
|   | bp   | Bit offset value  |
|   | vct4<br>vct8                                     | Vector number (0 to 15)<br>Vector number (0 to 255)   |
|   | ( )b   | Bit address   |
|   | rel<br>ear<br>eam                                | Branch specification relative to PC<br>Effective addressing (codes 00 to 07)<br>Effective addressing (codes 08 to 1F)   |
|   | rlst   | Register list   |

| Code   | Notation  | Address format   | Number of bytes in<br>address extemsion* |
|--|---|--|--|
| 00<br>01<br>02<br>03<br>04<br>05<br>06<br>07 | R0         RW0         RL0           R1         RW1         (RL0)           R2         RW2         RL1           R3         RW3         (RL1)           R4         RW4         RL2           R5         RW5         (RL2)           R6         RW6         RL3           R7         RW7         (RL3) | Register direct<br>"ea" corresponds to byte, word, and<br>long-word types, starting from the<br>left                   |  |
| 08<br>09<br>0A<br>0B                         | @RW0<br>@RW1<br>@RW2<br>@RW3  | Register indirect  | 0  |
| OC<br>OD<br>OE<br>OF                         | @RW0 +<br>@RW1 +<br>@RW2 +<br>@RW3 +  | Register indirect with post-increment  | 0  |
| 10<br>11<br>12<br>13<br>14<br>15<br>16<br>17 | <ul> <li>@RW0 + disp8</li> <li>@RW1 + disp8</li> <li>@RW2 + disp8</li> <li>@RW3 + disp8</li> <li>@RW4 + disp8</li> <li>@RW5 + disp8</li> <li>@RW6 + disp8</li> <li>@RW7 + disp8</li> </ul>  | Register indirect with 8-bit<br>displacement   | 1  |
| 18<br>19<br>1A<br>1B                         | @RW0 + disp16<br>@RW1 + disp16<br>@RW2 + disp16<br>@RW3 + disp16  | Register indirect with 16-bit displacemen  | 2  |
| 1C<br>1D<br>1E<br>1F                         | @RW0 + RW7<br>@RW1 + RW7<br>@PC + dip16<br>addr16   | Register indirect with index<br>Register indirect with index<br>PC indirect with 16-bit displacement<br>Direct address | 0<br>0<br>2<br>2                         |

\* : The number of bytes for address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the Table of Instructions.

|      | Code                 | Operand  | (a)*   |
|------|----------------------|--|--|
|      | Code                 | Operand  | Number of execution cycles for each from of addressing |
|      | 00 to 07             | Ri<br>RWi<br>RLi                                   | Listed in Table of Instructions                        |
|      | 08 to 0B             | @RWj   | 1  |
|      | 0C to 0F             | @RWj +   | 4  |
| eet4 | U.com10 to 17        | @RWi + disp8                                       | 1  |
|      | 18 to 1B             | @RWj + disp16                                      | 1  |
|      | 1C<br>1D<br>1E<br>1F | @RW0 + RW7<br>@RW1 + RW7<br>@PC + dip16<br>@addr16 | 2<br>2<br>2<br>1                                       |

Table 4 Number of Execution Cycles for Each Form of Addressing

\* : "(a)" is used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

| Table 5 | Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles |  |
|---------|--|--|
|         |  |  |

| Operand                          | (k | <b>)</b> * | (0 | ;)* | (d)* |    |  |  |  |
|----------------------------------|----|------------|----|-----|------|----|--|--|--|
| Operand                          | by | <b>/te</b> | wo | ord | lo   | ng |  |  |  |
| Internal register                | +  | 0          | +  | 0   | +    | 0  |  |  |  |
| Internal RAM even address        | +  | 0          | +  | 0   | +    | 0  |  |  |  |
| Internal RAM odd address         | +  | 0          | +  | 1   | +    | 2  |  |  |  |
| Even address not in internal RAM | +  | 1          | +  | 1   | +    | 2  |  |  |  |
| Odd address not in internal RAM  | +  | 1          | +  | 3   | +    | 6  |  |  |  |
| External data bus (8 bits)       | +  | 1          | +  | 3   | +    | 6  |  |  |  |

\* : "(b)", "(c)", and "(d)" are used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

| Mnemo  | onic   | #  | ~   | В  | Operation   | LH   | AH                    | I | S | т | Ν                       | Z                     | v | С   | RMW   |
|--|--|--|---|--|---|--|-----------------------|---|---|---|-------------------------|-----------------------|---|---|---|
|  | ldr16<br>ar<br>am 2<br>mm8<br>A<br>RLi+disp8<br>SP+disp8<br>Idr24<br>A   | 2<br>3<br>1<br>2<br>2<br>2<br>2<br>3<br>3<br>5<br>2<br>1                     | 2<br>2<br>1<br>2+(a)<br>2<br>2<br>6<br>3<br>2<br>1                | (b)<br>(b)<br>0<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>0 | byte (A) $\leftarrow$ (dir)<br>byte (A) $\leftarrow$ (addr16)<br>byte (A) $\leftarrow$ (Ri)<br>byte (A) $\leftarrow$ (ear)<br>byte (A) $\leftarrow$ (eam)<br>byte (A) $\leftarrow$ (io)<br>byte (A) $\leftarrow$ (io)<br>byte (A) $\leftarrow$ (i(A))<br>byte (A) $\leftarrow$ ((A))<br>byte (A) $\leftarrow$ ((CSP)+disp8)<br>byte (A) $\leftarrow$ (iddr24)<br>byte (A) $\leftarrow$ (i(A))<br>byte (A) $\leftarrow$ imm4           | Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z | * * * * * * _ * * _ * |   |   |   | * * * * * * * * * R     | * * * * * * * * * * * |   | -<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>- | -<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>- |
| MOVX A, dir<br>MOVX A, ad<br>MOVX A, Ri<br>MOVX A, ea<br>MOVX A, ea<br>MOVX A, io<br>MOVX A, io<br>MOVX A, @<br>MOVX A, @<br>MOVX A, @<br>MOVX A, @<br>MOVX A, @ | Idr16<br>ar 2<br>mm8<br>A<br>RWi+disp8<br>RLi+disp8<br>SP+disp8<br>Idr24 | 2<br>3<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>2<br>3<br>3<br>5<br>2 | 2<br>2<br>1<br>2+(a)<br>2<br>2<br>3<br>6<br>3<br>2<br>2<br>3<br>2 | (b)<br>(b)<br>0<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)      | byte (A) $\leftarrow$ (dir)<br>byte (A) $\leftarrow$ (addr16)<br>byte (A) $\leftarrow$ (Ri)<br>byte (A) $\leftarrow$ (ear)<br>byte (A) $\leftarrow$ (eam)<br>byte (A) $\leftarrow$ (io)<br>byte (A) $\leftarrow$ (io)<br>byte (A) $\leftarrow$ (i(A))<br>byte (A) $\leftarrow$ (((A)))<br>byte (A) $\leftarrow$ ((RUi))+disp8)<br>byte (A) $\leftarrow$ ((SP)+disp8)<br>byte (A) $\leftarrow$ (addr24)<br>byte (A) $\leftarrow$ ((A)) | X X X X X X X X X X X X X X X X X X X                              | * * * * * *   * * * * |   |   |   | * * * * * * * * * * * * | * * * * * * * * * * * |   |   |   |
|  | 16, A<br>A<br>A 2<br>.i+disp8, A<br>P+disp8, A                           | 2<br>3<br>1<br>2<br>2+<br>2<br>3<br>3<br>5                                   | 2<br>2<br>1<br>2+(a)<br>2<br>6<br>3<br>3                          | (b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)                                | byte (dir) $\leftarrow$ (A)<br>byte (addr16) $\leftarrow$ (A)<br>byte (Ri) $\leftarrow$ (A)<br>byte (ear) $\leftarrow$ (A)<br>byte (ear) $\leftarrow$ (A)<br>byte (io) $\leftarrow$ (A)<br>byte ((RLi)) +disp8) $\leftarrow$ (A)<br>byte ((SP)+disp8) $\leftarrow$ (A)<br>byte (addr24) $\leftarrow$ (A)  |  |                       |   |   |   | * * * * * * * *         | * * * * * * * *       |   |   |   |
| MOV io, #ii<br>MOV dir, #<br>MOV ear, #<br>MOV eam,  | am 2<br>Ri<br>Ri<br>Ri 2<br>imm8<br>mm8<br>imm8<br>#imm8<br>#imm8        | 2<br>2+<br>2<br>2<br>2+<br>2<br>3<br>3<br>3+<br>2                            | 2<br>3+ (a)<br>3<br>3+ (a)<br>2<br>3<br>2<br>2+ (a)<br>2          | (b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)<br>(b)                                | byte (Ri) $\leftarrow$ (ear)<br>byte (Ri) $\leftarrow$ (eam)<br>byte ((A)) $\leftarrow$ (Ri)<br>byte (ear) $\leftarrow$ (Ri)<br>byte (eam) $\leftarrow$ (Ri)<br>byte (Ri) $\leftarrow$ imm8<br>byte (io) $\leftarrow$ imm8<br>byte (dir) $\leftarrow$ imm8<br>byte (ear) $\leftarrow$ imm8<br>byte (eam) $\leftarrow$ imm8  |  |                       |   |   |   | * * * * * * - *         | * * * * * *     *   * |   |   | -<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-<br>-                               |
| MOV @AL  | ., 7311  | 2  | 2   | (b)  | byte ((A)) ← (AH)   |  | _                     | _ | - | _ |                         |                       | _ | _   | _   |

Table 6 Transfer Instructions (Byte) [50 Instructions]

(Continued)

(Continued)

|     | Mnemonic | #  | ~      | В      | Operation                         | LH | AH | I | S | Т | Ν | Z | ۷ | С | RMW |
|-----|----------|----|--------|--------|-----------------------------------|----|----|---|---|---|---|---|---|---|-----|
| XCH | A, ear   | 2  | 3      | 0      | byte (A) $\leftrightarrow$ (ear)  | Ζ  | -  | - | _ | _ | - | _ | - | - | _   |
| XCH | A, eam   | 2+ | 3+ (a) | 2×(b)  | byte (A) $\leftrightarrow$ (eam)  | Ζ  | —  | — | _ | — | _ | _ | _ | _ | —   |
| XCH | Ri, ear  | 2  | 4      | 0      | byte (Ri) $\leftrightarrow$ (ear) | -  | —  | — | — | — | — | — | _ | _ | —   |
| XCH | Ri, eam  | 2+ | 5+ (a) | 2× (b) | byte (Ri) $\leftrightarrow$ (eam) | -  | -  | - | - | - | - | - | - | - | -   |

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

ww.DataSheet4U.com

| Mnemonic           | #  | ~      | В          | Operation                             | LH | AH | Ι | S | Т | Ν | Ζ | ۷ | С | RMW |
|--------------------|----|--------|------------|---------------------------------------|----|----|---|---|---|---|---|---|---|-----|
| MOVW A, dir        | 2  | 2      | (C)        | word (A) $\leftarrow$ (dir)           | _  | *  | Ι | _ | _ | * | * | Ι |   | —   |
| MOVW A, addr16     | 3  | 2      | (c)        | word (A) $\leftarrow$ (addr16)        | _  | *  | _ | _ | — | * | * | _ | — | -   |
| MOVW A, SP         | 1  | 2      | 0          | word $(A) \leftarrow (SP)$            | _  | *  | _ | _ | — | * | * | _ | _ | -   |
| MOVW A, RWi        | 1  | 1      | 0          | word (A) ← (RŴi)                      | _  | *  | _ | _ | — | * | * | _ | _ | -   |
| MOVW A, ear        | 2  | 1      | 0          | word $(A) \leftarrow (ear)$           | _  | *  | _ | _ | _ | * | * | _ | _ | _   |
| MOVW A, eam        | 2+ | 2+ (a) | (c)        | word $(A) \leftarrow (eam)$           | _  | *  | _ | _ | _ | * | * | _ | _ | _   |
| MOVW A, io         | 2  | 2 ΄    | (c)        | word $(A) \leftarrow (io)$            | _  | *  | _ | _ | _ | * | * | _ | _ | _   |
| MOVW A, @A         | 2  | 2      | (c)        | word $(A) \leftarrow (A)$             | _  | _  | _ | _ | _ | * | * | _ | _ | _   |
| MOVW A, #imm16     | 3  | 2      | Ó          | word $(A) \leftarrow imm16$           | _  | *  | _ | _ | _ | * | * | _ | _ | _   |
| MOVW A, @RWi+disp8 | 2  | 3      | (c)        | word $(A) \leftarrow ((RWi) + disp8)$ | _  | *  | _ | _ | _ | * | * | _ | _ | _   |
| MOVW A, @RLi+disp8 | 3  | 6      | (c)        | word (A) $\leftarrow$ ((RLi) +disp8)  | _  | *  | _ | _ | _ | * | * | _ | _ | _   |
| MOVW A, @SP+disp8  | 3  | 3      | (c)        | word (A) $\leftarrow$ ((SP) +disp8    | _  | *  | _ | _ | _ | * | * | _ | _ | _   |
| MOVPWA, addr24     | 5  | 3      | (c)        | word (A) $\leftarrow$ (addr24)        | _  | *  | _ | _ | _ | * | * | _ | _ | _   |
| MOVPWA, @A         | 2  | 2      | (c)<br>(c) | word (A) $\leftarrow$ ((A))           | _  | _  | _ | _ | _ | * | * | _ | _ | _   |
|                    | 2  | 2      | (0)        |                                       |    |    |   |   |   |   |   |   |   |     |
| MOVW dir, A        | 2  | 2      | (c)        | word (dir) $\leftarrow$ (A)           | _  | _  | _ | _ | _ | * | * | _ | _ | _   |
| MOVW addr16, A     | 3  | 2      | (c)        | word (addr16) $\leftarrow$ (A)        | _  | _  | _ | _ | _ | * | * | _ | _ | -   |
| MOVW SP, # imm16   | 4  | 2      | 0          | word (SP) $\leftarrow$ imm16          | _  | _  | _ | _ | — | * | * | _ | _ | -   |
| MOVW SP, A         | 1  | 2      | 0          | word $(SP) \leftarrow (A)$            | _  | _  | _ | _ | — | * | * | _ | _ | -   |
| MOVW RWi, A        | 1  | 1      | 0          | word (RWi) $\leftarrow$ (A)           | _  | _  | _ | _ | — | * | * | _ | _ | -   |
| MOVW ear, A        | 2  | 2      | 0          | word (ear) $\leftarrow$ (Å)           | _  | _  | _ | _ | — | * | * | _ | _ | -   |
| MOVW eam, A        | 2+ | 2+ (a) | (c)        | word (eam) $\leftarrow$ (A)           | —  | —  | _ | — | — | * | * | — | _ | -   |
| MOVW io, A         | 2  | 2      | (c)        | word (io) $\leftarrow$ (A)            | —  | —  | — | — | — | * | * | — | — | -   |
| MOVW @RWi+disp8, A | 2  | 3      | (c)        | word ((RWi) +disp8) $\leftarrow$ (A)  | —  | -  | - | — | — | * | * | _ | — | -   |
| MOVW @RLi+disp8, A | 3  | 6      | (c)        | word ((RLi) +disp8) $\leftarrow$ (A)  | —  | -  | - | — | — | * | * | — | — | -   |
| MOVW @SP+disp8, A  | 3  | 3      | (c)        | word ((SP) +disp8) $\leftarrow$ (A)   | _  | —  | _ | _ | — | * | * | _ | — | -   |
| MOVPWaddr24, A     | 5  | 3      | (c)        | word (addr24) $\leftarrow$ (A)        | _  | —  | _ | _ | — | * | * | _ | — | -   |
| MOVPW @A, RWi      | 2  | 3      | (c)        | word $((A)) \leftarrow (RWi)$         | —  | —  | _ | — | — | * | * | — | _ | -   |
| MOVW RWi, ear      | 2  | 2      | 0          | word (RWi) $\leftarrow$ (ear)         | _  | —  | _ | _ | — | * | * | _ | — | -   |
| MOVW RWi, eam      | 2+ | 3+ (a) | (c)        | word (RWi) $\leftarrow$ (eam)         | —  | —  | — | — | — | * | * | — | — | -   |
| MOVW ear, RWi      | 2  | 3      | 0          | word (ear) $\leftarrow$ (RWi)         | _  | —  | _ | _ | — | * | * | — | — | -   |
| MOVW eam, RWi      | 2+ | 3+ (a) | (c)        | word (eam) $\leftarrow$ (RWi)         | —  | —  | — | — | — | * | * | — | — | -   |
| MOVW RWi, #imm16   | 3  | 2      | 0          | word (RWi) $\leftarrow$ imm16         | _  | —  | _ | _ | — | * | * | _ | — | -   |
| MOVW io, #imm16    | 4  | 3      | (c)        | word (io) — imm16                     | _  | —  | _ | _ | — | — | _ | _ | — | -   |
| MOVW ear, #imm16   | 4  | 2      | 0          | word (ear) $\leftarrow$ imm16         | _  | _  | - | _ | _ | * | * | — | — | -   |
| MOVW eam, #imm16   | 4+ | 2+ (a) | (c)        | word (eam) $\leftarrow$ imm16         | -  | -  | - | - | - | — | - | - | - | -   |
| MOVW @AL, AH       | 2  | 2      | (c)        | word ((A)) $\leftarrow$ (AH)          | _  | _  | _ | _ | _ | * | * | _ | _ | -   |
| XCHW A, ear        | 2  | 3      | 0          | word (A) $\leftrightarrow$ (ear)      | _  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
| XCHW A, eam        | 2+ | 3+ (a) | 2× (c)     | word $(A) \leftrightarrow (eam)$      | _  | _  | _ | _ | _ | _ | _ | _ | _ | -   |
| XCHW RWi, ear      | 2  | 4      | 0`´        | word (RWi) ↔ (ear)                    | _  | _  | _ | _ | _ | _ | _ | _ | _ | -   |
| XCHW RWi, eam      | 2+ | 5+ (a) | 2× (c)     | word (̀RWí) ↔ (̀eaḿ)                  | _  | -  | _ | _ | - | — | — | — | — | —   |

Table 7 Transfer Instructions (Word) [40 Instructions]

Note: For an explanation of "(a)" and "(c)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| Mnemonic            | #  | ~      | В   | Operation                            | LH | AH | I | S | Т | Ν | Ζ | ۷ | С | RMW |
|---------------------|----|--------|-----|--------------------------------------|----|----|---|---|---|---|---|---|---|-----|
| MOVL A, ear         | 2  | 1      | 0   | long (A) $\leftarrow$ (ear)          | -  | Ι  | - | - | Ι | * | * | Ι | _ | -   |
| MOVL A, eam         | 2+ | 3+ (a) | (d) | long (A) $\leftarrow$ (eam)          | —  | -  | _ | _ | - | * | * | _ | _ | —   |
| MOVL A, # imm32     | 5  | 3      | 0   | $long(A) \leftarrow imm32$           | —  | —  | — | — | — | * | * | — | _ | —   |
| MOVL A, @SP + disp8 | 3  | 4      | (d) | long (A) $\leftarrow$ ((SP) +disp8)  | —  | -  | — | — | - | * | * | — | — | —   |
| MOVPL A, addr24     | 5  | 4      | (d) | long (A) $\leftarrow$ (addr24)       | —  | -  | — | — | - | * | * | — | — | —   |
| MOVPL A, @A         | 2  | 3      | (d) | $long\;(A) \gets ((A))$              | -  | -  | - | _ | - | * | * | - | - | -   |
| MOVPL@A, RLi        | 2  | 5      | (d) | $long\;((A)) \gets (RLi)$            | -  | _  | _ | _ | _ | * | * | - | _ | -   |
| MOVL @SP + disp8, A | 3  | 4      | (d) | long ((SP) + disp8) $\leftarrow$ (A) | _  | _  | _ | _ | _ | * | * | _ | _ | _   |
| MOVPL addr24, A     | 5  | 4      | (d) | long (addr24) $\leftarrow$ (A)       | —  | -  | _ | _ | - | * | * | _ | _ | —   |
| MOVL ear, A         | 2  | 2      | 0   | long (ear) $\leftarrow$ (A)          | -  | —  | — | — | — | * | * | — | - | —   |
| MOVL eam, A         | 2+ | 3+ (a) | (d) | $long\;(eam) \gets (A)$              | -  | -  | - | - | - | * | * | - | — | -   |

| Table 8 | Transfer Instructions (Long Word) [11 Instructions] |
|---------|---|
|         |   |

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| Mnemonic  | #  | ~  | В   | Operation   | LH   | AH                    | I | S                          | т                     | Ν                 | z                 | v               | С               | RMW                  |
|---|--|--|---|---|--|-----------------------|---|----------------------------|-----------------------|-------------------|-------------------|-----------------|-----------------|----------------------|
| ADD A, #imm8<br>ADD A, dir<br>ADD A, ear<br>ADD A, eam<br>ADD ear, A<br>ADD eam, A<br>ADDC A<br>ADDC A, ear<br>ADDC A, eam<br>ADDC A  | 2<br>2<br>2+<br>2<br>2+<br>1<br>2+<br>1<br>2+<br>1       | 2<br>3<br>2<br>3+ (a)<br>2<br>3+ (a)<br>3<br>3+ (a)<br>3 | 0<br>(b)<br>0<br>(b)<br>0<br>2×(b)<br>0<br>(b)<br>0 | byte (A) $\leftarrow$ (A) + imm8<br>byte (A) $\leftarrow$ (A) + (dir)<br>byte (A) $\leftarrow$ (A) + (ear)<br>byte (A) $\leftarrow$ (A) + (ear)<br>byte (ear) $\leftarrow$ (ear) + (A)<br>byte (ear) $\leftarrow$ (ear) + (A)<br>byte (a) $\leftarrow$ (AH) + (AL) + (C)<br>byte (A) $\leftarrow$ (A) + (ear) + (C)<br>byte (A) $\leftarrow$ (AH) + (AL) + (C) (Decimal)  | Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z<br>Z |                       |   |                            |                       | * * * * * * * *   | * * * * * * * *   | * * * * * * * * | * * * * * * * * | -<br>-<br>*<br>*     |
| SUB A, #imm8<br>SUB A, dir<br>SUB A, ear<br>SUB A, eam<br>SUB ear, A<br>SUB eam, A<br>SUBC A<br>SUBC A, ear<br>SUBC A, eam<br>SUBCC A | 2<br>2<br>2+<br>2<br>2+<br>1<br>2+<br>2+<br>1<br>2+<br>1 | 2<br>3<br>3+ (a)<br>2<br>3+ (a)<br>2<br>3+ (a)<br>3      | 0<br>(b)<br>0<br>(b)<br>0<br>2×(b)<br>0<br>(b)<br>0 | byte (A) $\leftarrow$ (A) – imm8<br>byte (A) $\leftarrow$ (A) – (dir)<br>byte (A) $\leftarrow$ (A) – (ear)<br>byte (A) $\leftarrow$ (A) – (ear)<br>byte (ear) $\leftarrow$ (ear) – (A)<br>byte (ear) $\leftarrow$ (ear) – (A)<br>byte (A) $\leftarrow$ (AH) – (AL) – (C)<br>byte (A) $\leftarrow$ (A) – (ear) – (C)<br>byte (A) $\leftarrow$ (A) – (ear) – (C)<br>byte (A) $\leftarrow$ (AH) – (AL) – (C) (Decimal) | Z Z Z Z Z Z Z Z Z  |                       |   |                            |                       | * * * * * * * * * | * * * * * * * * * | * * * * * * * * | * * * * * * * * |                      |
| ADDW A<br>ADDW A, ear<br>ADDW A, eam<br>ADDW A, #imm16<br>ADDW ear, A<br>ADDW eam, A<br>ADDCW A, ear<br>ADDCW A, eam                  | 1<br>2+<br>3<br>2+<br>2+<br>2<br>2+                      | 2<br>2<br>3+ (a)<br>2<br>3+ (a)<br>2<br>3+ (a)           | 0<br>0<br>(c)<br>0<br>0<br>2×(c)<br>0<br>(c)        | word (A) $\leftarrow$ (AH) + (AL)<br>word (A) $\leftarrow$ (A) + (ear)<br>word (A) $\leftarrow$ (A) + (eam)<br>word (A) $\leftarrow$ (A) + imm16<br>word (ear) $\leftarrow$ (ear) + (A)<br>word (eam) $\leftarrow$ (eam) + (A)<br>word (A) $\leftarrow$ (A) + (ear) + (C)<br>word (A) $\leftarrow$ (A) + (eam) + (C)  | -<br>-<br>-<br>-   | -<br>-<br>-<br>-      |   |                            | -<br>-<br>-<br>-<br>- | * * * * * * *     | * * * * * *       | * * * * * *     | * * * * * *     | <br><br>*<br>        |
| SUBW A<br>SUBW A, ear<br>SUBW A, eam<br>SUBW A, #imm16<br>SUBW ear, A<br>SUBW eam, A<br>SUBCW A, ear<br>SUBCW A, eam                  | 1<br>2+<br>3<br>2+<br>2+<br>2+<br>2+                     | 2<br>2<br>3+ (a)<br>2<br>3+ (a)<br>2<br>3+ (a)           | 0<br>(c)  | word (A) $\leftarrow$ (AH) – (AL)<br>word (A) $\leftarrow$ (A) – (ear)<br>word (A) $\leftarrow$ (A) – (eam)<br>word (A) $\leftarrow$ (A) – imm16<br>word (ear) $\leftarrow$ (ear) – (A)<br>word (eam) $\leftarrow$ (eam) – (A)<br>word (A) $\leftarrow$ (A) – (ear) – (C)<br>word (A) $\leftarrow$ (A) – (eam) – (C)  | -<br>-<br>-<br>-<br>-                                    | -<br>-<br>-<br>-<br>- |   | -<br>-<br>-<br>-<br>-<br>- | -<br>-<br>-<br>-<br>- | * * * * * * *     | * * * * * * *     | * * * * * * *   | * * * * * * *   | <br> <br> <br>*<br>* |
| ADDL A, ear<br>ADDL A, eam<br>ADDL A, #imm32<br>SUBL A, ear<br>SUBL A, eam<br>SUBL A, #imm32  | 2<br>2+<br>5<br>2<br>2+<br>5                             | 5<br>6+ (a)<br>4<br>5<br>6+ (a)<br>4                     | 0<br>(d)<br>0<br>(d)<br>0                           | $\begin{array}{l} \text{long (A)} \leftarrow (\text{A}) + (\text{ear}) \\ \text{long (A)} \leftarrow (\text{A}) + (\text{eam}) \\ \text{long (A)} \leftarrow (\text{A}) + \text{imm32} \\ \\ \text{long (A)} \leftarrow (\text{A}) - (\text{ear}) \\ \text{long (A)} \leftarrow (\text{A}) - (\text{eam}) \\ \\ \text{long (A)} \leftarrow (\text{A}) - \text{imm32} \end{array}$                                   |  | -<br>-<br>-           |   | -<br>-<br>-<br>-           | -<br>-<br>-<br>-      | * * * * * *       | * * * * *         | * * * *         | * * * *         | -<br>-<br>-<br>-     |

## Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| r    | Inemonic | #  | ~      | В      | Operation                          | LH | AH | I | S | Т | Ν | Z | ۷ | С | RMW |
|------|----------|----|--------|--------|------------------------------------|----|----|---|---|---|---|---|---|---|-----|
| INC  | ear      | 2  | 2      | 0      | byte (ear) $\leftarrow$ (ear) +1   | -  | -  | — | — | - | * | * | * | - | *   |
| INC  | eam      | 2+ | 3+ (a) | 2×(b)  | byte (eam) $\leftarrow$ (eam) +1   | -  | -  | - | - | - | * | * | * | - | *   |
| DEC  | ear      | 2  | 2      | 0      | byte (ear) $\leftarrow$ (ear) –1   | -  | _  | _ | _ | _ | * | * | * | _ | *   |
| DEC  | eam      | 2+ | 3+ (a) | 2× (b) | byte (eam) $\leftarrow$ (eam) $-1$ | -  | -  | - | - | - | * | * | * | - | *   |
| INCV |          | 2  | 2      | 0      | word (ear) $\leftarrow$ (ear) +1   | -  | -  | - | - | - | * | * | * | - | *   |
| INCV | V eam    | 2+ | 3+ (a) | 2× (c) | word (eam) $\leftarrow$ (eam) +1   | -  | -  | _ | _ | - |   |   |   | _ |     |
| DEC  |          | 2  | 2      | 0      | word (ear) $\leftarrow$ (ear) $-1$ | -  | -  | _ | — | _ | * | * | * | _ | *   |
| DEC  |          | 2+ | 3+ (a) | 2× (c) | word (eam) $\leftarrow$ (eam) –1   | -  | -  | - | - | - | * |   | * | - | *   |
| INCL |          | 2  | 4      | 0      | long (ear) $\leftarrow$ (ear) +1   | -  | -  | - | - | - | * | * | * | — | *   |
| INCL | eam      | 2+ | 5+ (a) | 2× (d) | long (eam) $\leftarrow$ (eam) +1   | -  | -  | _ | _ | - |   |   |   | - |     |
| DEC  |          | 2  | _ 4    | 0      | long (ear) $\leftarrow$ (ear) –1   | -  | -  | _ | — | - | * | * | * | - | *   |
| DEC  | L eam    | 2+ | 5+ (a) | 2× (d) | long (eam) ← (eam) −1              | -  | -  | - | - | - | * | * | * | - | *   |

#### Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| Table 11 | Compare I | nstructions | (Byte/Word/L | ong Word) | [11 Instructions] |
|----------|-----------|-------------|--------------|-----------|-------------------|
|----------|-----------|-------------|--------------|-----------|-------------------|

| Mn   | nemonic   | #  | ~      | В      | Operation        | LH | AH | I | S | т | Ν | Z | ۷ | С | RMW |
|------|-----------|----|--------|--------|------------------|----|----|---|---|---|---|---|---|---|-----|
| CMP  | А         | 1  | 2      | 0      | byte (AH) – (AL) | -  | -  | - | - | - | * | * | * | * | _   |
| CMP  | A, ear    | 2  | 2      | 0      | byte (A) – (ear) | -  | _  | _ | _ | — | * | * | * | * | —   |
| CMP  | A, eam    | 2+ | 2+ (a) | (b)    | byte (A) – (eam) | -  | _  | _ | — | _ | * | * | * | * | _   |
| CMP  | A, #imm8  | 2  | 2 ´    | )<br>Ú | byte (A) – imm8  | -  | _  | _ | _ | - | * | * | * | * | —   |
| CMPW | A         | 1  | 2      | 0      | word (AH) – (AL) | -  | Ι  | Ι | _ | _ | * | * | * | * | _   |
| CMPW | A, ear    | 2  | 2      | 0      | word (A) – (ear) | —  | _  | _ | _ | — | * | * | * | * | —   |
| CMPW | A, eam    | 2+ | 2+ (a) | (c)    | word (A) – (eam) | —  | _  | _ | _ | — | * | * | * | * | —   |
| CMPW | A, #imm16 | 3  | 2      | 0      | word (A) – imm16 | -  | —  | — | — | - | * | * | * | * | —   |
| CMPL | A, ear    | 2  | 3      | 0      | long (A) – (ear) | -  | Ι  | Ι | _ | _ | * | * | * | * | _   |
| CMPL | A, eam    | 2+ | 4+ (a) | (d)    | long (A) – (eam) | -  | —  | — | - | - | * | * | * | * | —   |
| CMPL | A, #imm32 | 5  | 3      | 0      | long (A) – imm32 | -  | -  | - | — | - | * | * | * | * | -   |

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| Mnem           | nonic            | #       | ~        | В       | Operation  | LH | AH | I | S | т | Ν | Ζ | V | С | RMW |
|----------------|------------------|---------|----------|---------|--|----|----|---|---|---|---|---|---|---|-----|
| DIVU           | А                | 1       | *1       | 0       | word (AH) /byte (AL)   | -  | -  | - | _ | _ | _ | - | * | * | _   |
| DIVU           | A, ear           | 2       | *2       | 0       | Quotient $\rightarrow$ byte (AL) Remainder $\rightarrow$ byte (AH)<br>word (A)/byte (ear)<br>Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (ear)  | _  | _  | _ | _ | _ | _ | _ | * | * | _   |
| DIVU           | A, eam           | 2+      | *3       | *6      | word (A)/byte (eam)  | _  | _  | _ | _ | _ | _ | _ | * | * | _   |
| DIVUW<br>DIVUW | A, ear<br>A, eam | 2<br>2+ | *4<br>*5 | 0<br>*7 | Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (eam)<br>long (A)/word (ear)<br>Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (ear)<br>long (A)/word (eam)<br>Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (eam) | _  | _  |   | _ | _ | _ | _ | * | * | -   |
| MULU           | А                | 1       | *8       | 0       | byte (AH) $\times$ byte (AL) $\rightarrow$ word (A)  | _  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
| MULU           | A, ear           | 2       | *9       | 0       | byte (A) $\times$ byte (ear) $\rightarrow$ word (A)  | _  | _  | _ | _ | _ | _ | _ | _ | _ | -   |
| MULU           | A, eam           | 2+      | *10      | (b)     |  | —  | -  | - | _ | - | — | - | - | — | —   |
| MULUW          | A                | 1       | *11      | 0       | word (AH) $\times$ word (AL) $\rightarrow$ long (A)  | —  | -  | - | — | - | - | - | - | — | -   |
| MULUW          | A, ear           | 2       | *12      | 0       | word (A) $\times$ word (ear) $\rightarrow$ long (A)  | -  | -  | - | - | - | - | - | - | - | -   |
| MULUW          | A, eam           | 2+      | *13      | (C)     | word (A) $\times$ word (eam) $\rightarrow$ long (A)  | Ι  | -  | - | Ι | - | — | - | - |   | -   |

#### Table 12 Unsigned Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

For an explanation of "(b)" and "(c), refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

- \*1: 3 when dividing into zero, 6 when an overflow occurs, and 14 normally.
- \*2: 3 when dividing into zero, 5 when an overflow occurs, and 13 normally.
- \*3: 5 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.
- \*4: 3 when dividing into zero, 5 when an overflow occurs, and 21 normally.
- \*5: 4 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.
- \*6: (b) when dividing into zero or when an overflow occurs, and  $2 \times$  (b) normally.
- \*7: (c) when dividing into zero or when an overflow occurs, and  $2 \times$  (c) normally.
- \*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not 0.
- \*9: 3 when byte (ear) is zero, and 7 when byte (ear) is not 0.
- \*10: 4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.
- \*11: 3 when word (AH) is zero, and 11 when word (AH) is not 0.
- \*12: 3 when word (ear) is zero, and 11 when word (ear) is not 0.
- \*13: 4 + (a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

| Mner | nonic            | #       | ~        | В       | Operation  | LH | AH | I | S | Т | Ν | Z | ۷ | С | RMW |
|------|------------------|---------|----------|---------|--|----|----|---|---|---|---|---|---|---|-----|
| DIV  | А                | 2       | *1       | 0       | word (AH) /byte (AL)   | Ζ  | -  | - | - | - | - | - | * | * | -   |
| DIV  | A, ear           | 2       | *2       | 0       | Quotient $\rightarrow$ byte (AL) Remainder $\rightarrow$ byte (AH)<br>word (A)/byte (ear)<br>Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (ear)  | Z  | _  | _ | _ | _ | _ | _ | * | * | -   |
| DIV  | A, eam           | 2+      | *3       | *6      | word (A)/byte (eam)  | Ζ  | _  | _ | - | - | _ | _ | * | * | -   |
|      | A, ear<br>A, eam | 2<br>2+ | *4<br>*5 | 0<br>*7 | Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (eam)<br>long (A)/word (ear)<br>Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (ear)<br>long (A)/word (eam)<br>Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (eam) | -  |    |   | _ | _ | _ | _ | * | * | _   |
| MUL  | А                | 2       | *8       | 0       | byte (AH) $\times$ byte (AL) $\rightarrow$ word (A)  | _  | _  | _ | - | - | _ | _ | _ | _ | -   |
| MUL  | A, ear           | 2       | *9       | 0       | byte (A) $\times$ byte (ear) $\rightarrow$ word (A)  | —  | —  | — | - | - | — | — | — | _ | —   |
| MUL  | A, eam           | 2+      | *10      | (b)     | byte (A) $\times$ byte (eam) $\rightarrow$ word (A)  | —  | —  | — | — | - | — | — | — | — | —   |
| MULW | А                | 2       | *11      | 0       | word (AH) $\times$ word (AL) $\rightarrow$ long (A)  | —  | —  | — | — | - | — | — | — | — | —   |
| MULW |                  | 2       | *12      | 0       | word (A) $\times$ word (ear) $\rightarrow$ long (A)  | —  | —  | — | - | - | — | — | — | — | —   |
| MULW | A, eam           | 2+      | *13      | (b)     | word (A) $\times$ word (eam) $\rightarrow$ long (A)  | -  | -  | - | - | - | - | - | - | - | -   |

#### Table 13 Signed Multiplication and Division Instructions (Word/Long Word) [11 Insturctions]

For an explanation of "(b)" and "(c)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

- \*1: 3 when dividing into zero, 8 or 18 when an overflow occurs, and 18 normally.
- \*2: 3 when dividing into zero, 10 or 21 when an overflow occurs, and 22 normally.
- \*3: 4 + (a) when dividing into zero, 11 + (a) or 22 + (a) when an overflow occurs, and 23 + (a) normally.
- \*4: When the dividend is positive: 4 when dividing into zero, 10 or 29 when an overflow occurs, and 30 normally. When the dividend is negative: 4 when dividing into zero, 11 or 30 when an overflow occurs, and 31 normally.
- \*5: When the dividend is positive: 4 + (a) when dividing into zero, 11 + (a) or 30 + (a) when an overflow occurs, and 31 + (a) normally.
  When the dividend is negative: 4 + (a) when dividing into zero, 12 + (a) or 31 + (a) when an overflow occurs, and 32 + (a) normally.
- \*6: (b) when dividing into zero or when an overflow occurs, and  $2 \times$  (b) normally.
- \*7: (c) when dividing into zero or when an overflow occurs, and  $2 \times$  (c) normally.
- \*8: 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- \*9: 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

\*10: 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

- \*11: 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- \*12: 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- \*13: 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.
- Note: Which of the two values given for the number of execution cycles applies when an overflow error occurs in a DIV or DIVW instruction depends on whether the overflow was detected before or after the operation.

| Mr   | emonic  | #  | ~                               | В   | Operation  | Lł  | A   | н                 | S                               | т                     | Ν               | z               | ۷                               | С                | RMW                   |
|--|---|--|---------------------------------|---|--|---|-----|-------------------|---------------------------------|-----------------------|-----------------|-----------------|---------------------------------|------------------|-----------------------|
| AND<br>AND<br>AND<br>AND<br>AND                      | A, #imm8<br>A, ear<br>A, eam<br>ear, A<br>eam, A                    | 2<br>2+<br>2<br>2+                           | 2<br>2<br>3+ (a)<br>3<br>3+ (a) | 0<br>(b)<br>0<br>2×(b)  | byte (A) $\leftarrow$ (A) and implying (A) $\leftarrow$ (A) and (easing byte (A) $\leftarrow$ (A) and (easing byte (A) $\leftarrow$ (A) and (easing byte (ear) $\leftarrow$ (ear) and byte (eam) $\leftarrow$ (eam) and (easing byte (easing bound byte (easing | ar) –<br>am) –<br>(A) –                       |     | ·   _             | -<br>-<br>-<br>-                | -<br>-<br>-<br>-      | * * * *         | * * * *         | R R R R R                       | <br>             | <br><br>*             |
| OR<br>OR<br>OR<br>OR<br>OR                           | A, #imm8<br>A, ear<br>A, eam<br>ear, A<br>eam, A                    | 2<br>2<br>2+<br>2<br>2+                      | 2<br>2<br>3+ (a)<br>3<br>3+ (a) | 0<br>(b)<br>0<br>2× (b)   | byte (A) $\leftarrow$ (A) or imma<br>byte (A) $\leftarrow$ (A) or (ear)<br>byte (A) $\leftarrow$ (A) or (ear)<br>byte (ear) $\leftarrow$ (ear) or (a<br>byte (ear) $\leftarrow$ (ear) or (a)   | n) –<br>A) –                                  |     | -   -             | _<br>_<br>_<br>_                | -<br>-<br>-<br>-      | * * * *         | * * * *         | R R R<br>R R R<br>R             | -<br>-<br>-      | _<br>_<br>*<br>*      |
| XOR<br>XOR<br>XOR<br>XOR<br>XOR<br>NOT<br>NOT<br>NOT | A, #imm8<br>A, ear<br>A, eam<br>ear, A<br>eam, A<br>A<br>ear<br>eam | 2<br>2+<br>2<br>2+<br>1<br>2<br>2+           | 2 2                             | $0 \\ 0 \\ (b) \\ 0 \\ 2 \times (b) \\ 0 \\ 2 \times (b)$                                   | byte (A) $\leftarrow$ (A) xor imn<br>byte (A) $\leftarrow$ (A) xor (ear<br>byte (A) $\leftarrow$ (A) xor (ear<br>byte (ear) $\leftarrow$ (ear) xor<br>byte (ear) $\leftarrow$ (ear) xor<br>byte (ear) $\leftarrow$ not (A)<br>byte (ear) $\leftarrow$ not (ear)<br>byte (ear) $\leftarrow$ not (ear)   | r) –<br>m) –<br>(A) –<br>or (A) –<br>–        |     | ·                 | -<br>-<br>-<br>-<br>-<br>-      | -<br>-<br>-<br>-<br>- | * * * * * * *   | * * * * * * *   | R R R R R R R R                 |                  | *<br>* *<br>* *       |
| ANDW<br>ANDW<br>ANDW                                 | A, #imm16<br>A, ear<br>A, eam                                       | 1<br>3<br>2+<br>2<br>2+                      | 2<br>2<br>3+ (a)<br>3<br>3+ (a) | 0<br>0<br>(c)<br>0<br>2× (c)  | word (A) $\leftarrow$ (AH) and (<br>word (A) $\leftarrow$ (A) and im<br>word (A) $\leftarrow$ (A) and (ex<br>word (A) $\leftarrow$ (A) and (ex<br>word (ear) $\leftarrow$ (ear) and<br>word (eam) $\leftarrow$ (eam) a   | m16 –<br>ar) –<br>am) –<br>d (A) –            | · – | · –               |                                 | -<br>-<br>-<br>-      | * * * *         | * * * * *       | R<br>R<br>R<br>R<br>R<br>R<br>R | -<br>-<br>-<br>- | -<br>-<br>-<br>*<br>* |
| ORW<br>ORW<br>ORW<br>ORW<br>ORW<br>ORW               | A<br>A, #imm16<br>A, ear<br>A, eam<br>ear, A<br>eam, A              | 1<br>2<br>2+<br>2<br>2+                      | 2<br>2<br>3+ (a)<br>3<br>3+ (a) | 0<br>0<br>(c)<br>0<br>2× (c)  | word (A) $\leftarrow$ (AH) or (A<br>word (A) $\leftarrow$ (A) or imm<br>word (A) $\leftarrow$ (A) or (ear<br>word (A) $\leftarrow$ (A) or (ear<br>word (ear) $\leftarrow$ (ear) or (<br>word (eam) $\leftarrow$ (eam) or   | n) –<br>n) –<br>(A) –                         |     | ·   _             | -<br>-<br>-<br>-                | -<br>-<br>-<br>-      | * * * * *       | * * * * *       | R R R R R R                     | -<br>-<br>-<br>- | _<br>_<br>_<br>*      |
| XORW<br>XORW<br>XORW                                 | A, #imm16<br>A, ear<br>A, eam<br>ear, A<br>eam, A<br>A<br>ear       | 1<br>3<br>2<br>2+<br>2<br>2+<br>1<br>2<br>2+ | 2 2                             | $\begin{array}{c} 0 \\ 0 \\ (c) \\ 0 \\ 2 \times (c) \\ 0 \\ 0 \\ 2 \times (c) \end{array}$ | word (A) $\leftarrow$ (AH) xor (/<br>word (A) $\leftarrow$ (A) xor imm<br>word (A) $\leftarrow$ (A) xor (ear<br>word (A) $\leftarrow$ (A) xor (ear<br>word (ear) $\leftarrow$ (ear) xor<br>word (ear) $\leftarrow$ (ear) xor<br>word (ear) $\leftarrow$ (ear) xor<br>word (A) $\leftarrow$ not (A)<br>word (ear) $\leftarrow$ not (ear)<br>word (eam) $\leftarrow$ not (ear)   | m16 –<br>ur) –<br>(A) –<br>(A) –<br>sor (A) – |     | · –<br>· –<br>· – | -<br>-<br>-<br>-<br>-<br>-<br>- | -<br>-<br>-<br>-<br>- | * * * * * * * * | * * * * * * * * | R R R R R R R R R R             |                  | *<br>* **             |

 Table 14
 Logical 1
 Instructions (Byte, Word)
 [39 Instructions]

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| Mne | emonic           | #       | ~           | В        | Operation  | LH     | AH | I        | S      | Т | Ν | Ζ | v      | С | RMW    |
|-----|------------------|---------|-------------|----------|--|--------|----|----------|--------|---|---|---|--------|---|--------|
|     | A, ear<br>A, eam | 2<br>2+ | 5<br>6+ (a) | 0<br>(d) | long (A) $\leftarrow$ (A) and (ear)<br>long (A) $\leftarrow$ (A) and (eam) | -      | -  | _        | -      | _ | * | * | R<br>R | _ | -      |
|     | A, ear<br>A, eam | 2<br>2+ | 5<br>6+ (a) | 0<br>(d) | long (A) $\leftarrow$ (A) or (ear)<br>long (A) $\leftarrow$ (A) or (eam)   | _<br>_ | _  | _<br>_   | _<br>_ | - | * | * | R<br>R | _ | _<br>_ |
|     | A, ear<br>A, eam | 2<br>2+ | 5<br>6+ (a) | 0<br>(d) | long (A) $\leftarrow$ (A) xor (ear)<br>long (A) $\leftarrow$ (A) xor (eam) | _<br>_ | -  | _<br>  _ | -      | - | * | * | R<br>R | _ | _<br>_ |

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

 Table 16
 Sign Inversion Instructions (Byte/Word) [6 Instructions]

| Mn           | emonic     | #       | ~           | В           | Operation  | LH | AH | Ι | S | Т      | Ν | Z | v | С | RMW |
|--------------|------------|---------|-------------|-------------|--|----|----|---|---|--------|---|---|---|---|-----|
| NEG          | А          | 1       | 2           | 0           | byte (A) $\leftarrow$ 0 – (A)  | Х  | -  | - | _ | _      | * | * | * | * | -   |
| NEG<br>NEG   | ear<br>eam | 2<br>2+ | 2<br>3+ (a) | 0<br>2× (b) | byte (ear) $\leftarrow 0 - (ear)$<br>byte (eam) $\leftarrow 0 - (eam)$ | -  | -  | - | _ |        | * | * | * | * | *   |
| NEGW         | А          | 1       | 2           | 0           | word (A) $\leftarrow$ 0 – (A)  | -  | -  | _ | _ | _      | * | * | * | * | -   |
| NEGW<br>NEGW |            | 2<br>2+ | 2<br>3+ (a) | 0<br>2× (c) | word (ear) $\leftarrow$ 0 – (ear)<br>word (eam) $\leftarrow$ 0 – (eam) | -  | -  | - | _ | _<br>_ | * | * | * | * | *   |

For an explanation of "(a)", "(b)" and "(c)" and refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

| Mnemonic | # | ~ | В | Operation                                | LH | AH | Ι | S | Т | Ν | Z | ۷ | С | RMW |
|----------|---|---|---|--|----|----|---|---|---|---|---|---|---|-----|
| ABS A    | 2 | 2 | 0 | byte (A) $\leftarrow$ absolute value (A) | Ζ  | Ι  | - | - | - | * | * | * | - | -   |
| ABSW A   | 2 | 2 | 0 | word $(A) \leftarrow absolute value (A)$ | _  | —  | _ | _ | _ | * | * | * | _ | —   |
| ABSL A   | 2 | 4 | 0 | long $(A) \leftarrow absolute value (A)$ | -  | -  | — | — | - | * | * | * | — | -   |

| Table 18 | Normalize Instructions (Long Word) [1 Instruction] |
|----------|--|
|----------|--|

| Mnemonic   | # | ~ | В | Operation  | LH | AH | I | S | Т | Ν | Z | ۷ | С | RMW |
|------------|---|---|---|--|----|----|---|---|---|---|---|---|---|-----|
| NRML A, RO | 2 | * |   | long (A) $\leftarrow$ Shifts to the position at which "1" was set first byte (R0) $\leftarrow$ current shift count | -  | —  | - | - | * | - | _ | - | - | -   |

\*: 5 when the contents of the accumulator are all zeroes, 5 + (R0) in all other cases.

| Mnemonic  | #                  | ~              | В           | Operation  | LH          | AH          | I | S | т   | Ν           | Z       | ۷           | С           | RMW         |
|---|--------------------|----------------|-------------|--|-------------|-------------|---|---|-----|-------------|---------|-------------|-------------|-------------|
| RORC A<br>ROLC A                                | 2<br>2             | 2<br>2         | 0<br>0      | byte (A) $\leftarrow$ Right rotation with carry<br>byte (A) $\leftarrow$ Left rotation with carry  | _           | _           | _ | - | -   | *           | *       | -           | *           | -           |
| RORC ear<br>RORC eam<br>ROLC ear<br>ROLC eam    | 2<br>2+<br>2<br>2+ | 2              | 0           | byte (ear) $\leftarrow$ Right rotation with carry<br>byte (eam) $\leftarrow$ Right rotation with carry<br>byte (ear) $\leftarrow$ Left rotation with carry<br>byte (eam) $\leftarrow$ Left rotation with carry                                       | <br>        | _<br>_<br>_ |   |   |     | * * *       | * * * * |             | * * *       | *<br>*<br>* |
| ASR A, R0<br>LSR A, R0<br>LSL A, R0             | 2<br>2<br>2        | *1<br>*1<br>*1 | 0<br>0<br>0 | byte (A) $\leftarrow$ Arithmetic right barrel shift (A, R0)<br>byte (A) $\leftarrow$ Logical right barrel shift (A, R0)<br>byte (A) $\leftarrow$ Logical left barrel shift (A, R0)   | _<br>_<br>_ | _<br>_<br>_ |   |   | *   | *<br>*      | * *     |             | *<br>*<br>* |             |
| ASR A, #imm8<br>LSR A, #imm8<br>LSL A, #imm8    | 3<br>3<br>3        | *3<br>*3<br>*3 | 0<br>0<br>0 | byte (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8)<br>byte (A) $\leftarrow$ Logical right barrel shift (A, imm8)<br>byte (A) $\leftarrow$ Logical left barrel shift (A, imm8)   | _<br>_<br>_ | _<br>_<br>_ |   |   | * * | * *         | * * *   |             | *<br>*<br>* | _<br>_<br>_ |
| ASRW A<br>LSRW A/SHRW A<br>LSLW A/SHLW A        | 1<br>1<br>1        | 2<br>2<br>2    | 0<br>0<br>0 | word (A) $\leftarrow$ Arithmetic right shift (A, 1 bit)<br>word (A) $\leftarrow$ Logical right shift (A, 1 bit)<br>word (A) $\leftarrow$ Logical left shift (A, 1 bit)   | _<br>_<br>_ | _<br>_<br>_ |   |   | *   | *<br>R<br>* | * *     |             | *<br>*<br>* |             |
| ASRW A, R0<br>LSRW A, R0<br>LSLW A, R0          | 2<br>2<br>2        | *1<br>*1<br>*1 | 0<br>0<br>0 | word (A) $\leftarrow$ Arithmetic right barrel shift (A, R0)<br>word (A) $\leftarrow$ Logical right barrel shift (A, R0)<br>word (A) $\leftarrow$ Logical left barrel shift (A, R0)   | _<br>_<br>_ | _<br>_<br>_ |   |   | *   | * *         | * *     |             | *<br>*<br>* | _<br>_<br>_ |
| ASRW A, #imm8<br>LSRW A, #imm8<br>LSLW A, #imm8 | 3<br>3<br>3        | *3<br>*3<br>*3 | 0<br>0<br>0 | word (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8)<br>word (A) $\leftarrow$ Logical right barrel shift (A, imm8)<br>word (A) $\leftarrow$ Logical left barrel shift (A, imm8)   | _<br>_<br>_ | -<br>-<br>- |   |   | *   | * *         | * *     |             | *<br>*<br>* | _<br>_<br>_ |
| ASRL A, R0<br>LSRL A, R0<br>LSLL A, R0          | 2<br>2<br>2        | *2<br>*2<br>*2 | 0<br>0<br>0 | $\begin{array}{l} \text{long (A)} \leftarrow \text{Arithmetic right shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical right barrel shift (A, R0)} \\ \text{long (A)} \leftarrow \text{Logical left barrel shift (A, R0)} \end{array}$       | _<br>_<br>_ | _<br>_<br>_ |   |   | * * | * *         | * * *   | -<br>-<br>- | *<br>*<br>* | <br>        |
| ASRL A, #imm8<br>LSRL A, #imm8<br>LSLL A, #imm8 | 3<br>3<br>3        | *4<br>*4<br>*4 | 0<br>0<br>0 | $\begin{array}{l} \text{long (A)} \leftarrow \text{Arithmetic right shift (A, imm8)} \\ \text{long (A)} \leftarrow \text{Logical right barrel shift (A, imm8)} \\ \text{long (A)} \leftarrow \text{Logical left barrel shift (A, imm8)} \end{array}$ | _<br>_<br>_ | _<br>_<br>_ |   |   | *   | * *         | * *     |             | *<br>*<br>* | -<br>-<br>- |

| Table 19 S | hift Instructions | (By | te/Word/Long | g Word) | ) [27 Instrue | ctions] |
|------------|-------------------|-----|--------------|---------|---------------|---------|
|------------|-------------------|-----|--------------|---------|---------------|---------|

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

\*1: 3 when R0 is 0, 3 + (R0) in all other cases.

\*2: 3 when R0 is 0, 4 + (R0) in all other cases.

\*3: 3 when imm8 is 0, 3 + (imm8) in all other cases.

\*4: 3 when imm8 is 0, 4 + (imm8) in all other cases.

## MB90F244

| Mnen    | nonic                | #  | ~      | В              | Operation  | LH | AH | I | S | Т | Ν | Z | v | С | RMW |
|---------|----------------------|----|--------|----------------|--|----|----|---|---|---|---|---|---|---|-----|
| BZ/BEQ  | rel                  | 2  | *1     | 0              | Branch when (Z) = 1  | -  | _  | _ | Ι | Ι | _ | Ι | - | - | _   |
| BNZ/BNE | E rel                | 2  | *1     | 0              | Branch when $(Z) = 0$  | -  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BC/BLO  | rel                  | 2  | *1     | 0              | Branch when $(C) = 1$  | —  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BNC/BH  | S rel                | 2  | *1     | 0              | Branch when $(C) = 0$  | —  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BN r    | el                   | 2  | *1     | 0              | Branch when $(N) = 1$  | —  | _  | _ | _ | _ | _ | _ | _ | _ | —   |
| BP r    | el                   | 2  | *1     | 0              | Branch when $(N) = 0$  | -  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BV r    | el                   | 2  | *1     | 0              | Branch when $(V) = 1$  | -  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BNV r   | el                   | 2  | *1     | 0              | Branch when $(V) = 0$  | —  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BT r    | el                   | 2  | *1     | 0              | Branch when $(T) = 1$  | -  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BNT r   | el                   | 2  | *1     | 0              | Branch when $(T) = 0$  | —  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BLT r   | el                   | 2  | *1     | 0              | Branch when $(V)$ xor $(N) = 1$  | —  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BGE r   | el                   | 2  | *1     | 0              | Branch when $(V)$ xor $(N) = 0$  | -  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BLE r   | el                   | 2  | *1     | 0              | ((V)  xor  (N))  or  (Z) = 1   | -  | —  | — | _ | _ | — | _ | — | _ | —   |
|         | el                   | 2  | *1     | 0              | ((V)  xor  (N))  or  (Z) = 0   | -  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
| BLS r   | el                   | 2  | *1     | 0              | Branch when (C) or $(Z) = 1$   | -  | —  | — | _ | _ | — | _ | — | _ | —   |
| BHI r   | el                   | 2  | *1     | 0              | Branch when $(C)$ or $(Z) = 0$   | -  | —  | — | — | — | — | — | — | _ | —   |
| BRA r   | el                   | 2  | *1     | 0              | Branch unconditionally   | -  | -  | - | — | — | - | - | — | — | -   |
| JMP @   | @A                   | 1  | 2      | 0              | word (PC) $\leftarrow$ (A)   | _  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
| JMP a   | addr16               | 3  | 2      | 0              | word $(PC) \leftarrow addr16$  | _  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
| JMP @   | @ear                 | 2  | 3      | 0              | word $(PC) \leftarrow (ear)$   | —  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
| JMP (   | @eam                 | 2+ | 4+ (a) | (c)            | word $(PC) \leftarrow (eam)$   | —  | _  | _ | _ | _ | _ | _ | _ | _ | -   |
| JMPP @  | @ear *3              | 2  | 3      | Ó              | word ( $\dot{PC}$ ) $\leftarrow$ (ear), ( $PCB$ ) $\leftarrow$ (ear +2)  | —  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
| JMPP @  | @eam *3              | 2+ | 4+ (a) | (d)            | word $(PC) \leftarrow (eam)$ , $(PCB) \leftarrow (eam+2)$                | —  | _  | _ | _ | _ | _ | _ | _ | _ | —   |
| JMPP a  | addr24               | 4  | 3      | 0 <sup>°</sup> | word (PC) $\leftarrow$ ad24 0 to 15                                      | —  | —  | _ | _ | _ | _ | _ | _ | _ | —   |
|         |                      |    |        |                | $(PCB) \leftarrow ad24 \ 16 \ to \ 23$                                   |    |    |   |   |   |   |   |   |   |     |
| CALL @  | @ear *4              | 2  | 4      | (C)            | word (PC) $\leftarrow$ (ear)   | -  | —  | — | _ | _ | — | _ | — | _ | —   |
| CALL @  | @eam *4              | 2+ | 5+ (a) | 2× (c)         | word (PC) $\leftarrow$ (eam)   | -  | —  | — | — | — | — | — | — | _ | —   |
| CALL a  | addr16 *5            | 3  | 5      | (C)            | word (PC) $\leftarrow$ addr16  | -  | —  | — | _ | _ | — | _ | — | _ | —   |
| CALLV # | <sup>⊭</sup> vct4 *5 | 1  | 5      | 2× (c)         |  | —  | —  | — | — | — | — | — | — | — | —   |
| CALLP @ | @ear *6              | 2  | 7      | 2× (c)         | word (PC) $\leftarrow$ (ear) 0 to 15,                                    | —  | —  | — | — | — | — | — | — | — | —   |
|         |                      |    |        |                | $(PCB) \leftarrow (ear)$ 16 to 23  |    |    |   |   |   |   |   |   |   |     |
| CALLP @ | @eam *6              | 2+ | 8+ (a) | *2             | word (PC) $\leftarrow$ (eam) 0 to 15,                                    | —  | —  | — | — | — | — | — | — | — | —   |
|         |                      |    |        |                | $(PCB) \leftarrow (eam)$ 16 to 23  |    |    |   |   |   |   |   |   |   |     |
| CALLP a | addr24 *7            | 4  | 7      | 2× (c)         | word (PC) $\leftarrow$ addr 0 to 15,<br>(PCB) $\leftarrow$ addr 16 to 23 | -  | _  | _ | - | - | _ | - | - | - | -   |

Table 20 Branch 1 Instructions [31 Instructions]

For an explanation of "(a)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

\*1: 3 when branching, 2 when not branching.

\*2: 3 × (c) + (b)

- \*3: Read (word) branch address.
- \*4: W: Save (word) to stack; R: Read (word) branch address.
- \*5: Save (word) to stack.
- \*6: W: Save (long word) to W stack; R: Read (long word) branch address.
- \*7: Save (long word) to stack.

| Mr      | nemonic          | #       | ~        | В          | Operation   | LH | AH | I | S | Т | Ν | Ζ | ۷ | С | RMW |
|---------|------------------|---------|----------|------------|---|----|----|---|---|---|---|---|---|---|-----|
| CBNE    | A, #imm8, rel    | 3       | *1       | 0          | Branch when byte (A) $\neq$ imm8  | _  | -  | - | - | - | * | * | * | * | _   |
| CWBNE   | A, #imm16, rel   | 4       | *1       | 0          | Branch when byte (A) $\neq$ imm16   | -  | —  | — | - | - | * | * | * | * | -   |
| CBNE    | ear, #imm8, rel  | 4       | *1       | 0          | Branch when byte (ear) ≠ imm8   | _  | _  | _ | _ | _ | * | * | * | * |     |
| CBNE    | eam, #imm8, rel  | 4<br>4+ | *3<br>*1 | (b)        | Branch when byte (ear) $\neq$ imm8  | _  |    |   |   |   | * | * | * | * |     |
|         | ear, #imm16, rel | 5       | *3       | 0          | Branch when word (ear) $\neq$ imm16   | _  | _  | _ | _ | _ | * | * | * | * |     |
|         |                  | 5+      | *2       | (c)        | Branch when word (eam) $\neq$ imm16   | _  | _  | _ | _ | _ | * | * | * | * | -   |
| DBNZ    | ear, rel         | 3       | *4       | 0          | Branch when byte (ear) = $(ear) - 1$ , and $(ear) \neq 0$   | _  | _  | _ | _ | _ | * | * | * | _ | _   |
| DBNZ    | eam, rel         | 3+      | *2       | 2× (b)     | Branch when byte (ear) = $(eam) - 1$ , and $(eam) \neq 0$   | _  | _  | _ | _ | - | * | * | * | - | *   |
| DWBNZ   | ear, rel         | 3       | *4       | 0          | Branch when word (ear) =  | _  | _  | _ | _ | _ | * | * | * | _ | _   |
| DWBNZ   | eam, rel         | 3+      | 14<br>12 | 2× (c)     | $(ear) - 1$ , and $(ear) \neq 0$<br>Branch when word $(eam) =$<br>$(eam) - 1$ , and $(eam) \neq 0$                    | -  | _  | _ | _ | _ | * | * | * | _ | *   |
| INT     | #vct8            | 2       | 13       | 8× (c)     | Software interrupt  | _  | _  | R | S | _ | _ | _ | _ | _ | _   |
| INT     | addr16           | 3       | 14       |            | Software interrupt  | _  | _  | R | S | — | — | _ | _ | _ | —   |
| INTP    | addr24           | 4       | 9        | 6× (c)     | Software interrupt  | _  | _  | R | S | - | _ | _ | _ | _ | —   |
| INT9    |                  | 1       | 11       |            | Software interrupt  | _  | —  | R | S | - | — | — | — | — | —   |
| RETI    |                  | 1       |          |            | Return from interrupt   | -  | —  | * | * | * | * | * | * | * | —   |
| RETIQ * | 6                | 2       | 6        | *5         | Return from interrupt   | -  | -  | * | * | * | * | * | * | * | -   |
| LINK    | #imm8            | 2       |          | (c)        | At constant entry, save old frame pointer to stack, set   | -  | _  | _ | _ | - | _ | _ | _ | _ | _   |
| UNLINK  |                  | 1       | 5<br>4   | (c)        | new frame pointer, and<br>allocate local pointer area<br>At constant entry, retrieve old<br>frame pointer from stack. | _  | _  | _ | _ | _ | _ | _ | _ | _ | _   |
|         |                  |         | 5        |            |   |    |    |   |   |   |   |   |   |   |     |
| RET *7  |                  | 1       |          | (c)<br>(d) | Return from subroutine  | -  | -  | - | - | - | - | - | - | - | -   |
| RETP *8 |                  | 1       |          | (u)        | Return from subroutine  | -  | -  | - | - | - | - | - | - | - | -   |

| Table 21 | <b>Branch 2 Instructions</b> | [20 Instructions] |
|----------|------------------------------|-------------------|
|          |                              |                   |

For an explanation of "(b)", "(c)" and "(d)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

- \*1: 4 when branching, 3 when not branching
- \*2: 5 when branching, 4 when not branching
- \*3: 5 + (a) when branching, 4 + (a) when not branching
- \*4: 6 + (a) when branching, 5 + (a) when not branching
- \*5:  $3 \times (b) + 2 \times (c)$  when an interrupt request is generated,  $6 \times (c)$  when returning from the interrupt.
- \*6: High-speed interrupt return instruction. When an interrupt request is detected during this instruction, the instruction branches to the interrupt vector without performing stack operations when the interrupt is generated.
- \*7: Return from stack (word)
- \*8: Return from stack (long word)

## MB90F244

| Mne   | emonic                            | #                     | ~                          | В                          | Operation   | LH          | AH  | I                | S             | т                | Ν                | Z                | ۷ | С              | RMW                   |
|---|-----------------------------------|-----------------------|----------------------------|----------------------------|---|-------------|-----|------------------|---------------|------------------|------------------|------------------|---|----------------|-----------------------|
| PUSHW<br>PUSHW<br>PUSHW<br>PUSHW              | AH<br>PS                          | 1<br>1<br>1<br>2      | 3<br>3<br>3<br>*3          | (C)<br>(C)<br>(C)<br>*4    | word (SP) $\leftarrow$ (SP) -2, ((SP)) $\leftarrow$ (A)<br>word (SP) $\leftarrow$ (SP) -2, ((SP)) $\leftarrow$ (AH)<br>word (SP) $\leftarrow$ (SP) -2, ((SP)) $\leftarrow$ (PS)<br>(SP) $\leftarrow$ (SP) -2n, ((SP)) $\leftarrow$ (rlst) |             |     | _<br>_<br>_      |               | <br>             |                  |                  |   |                | -<br>-<br>-           |
| POPW<br>POPW                                  | A<br>AH<br>PS<br>rlst             | 1<br>1<br>1<br>2      | 3<br>3<br>3<br>*2          | (C)<br>(C)<br>(C)<br>*4    | word (A) $\leftarrow$ ((SP)), (SP) $\leftarrow$ (SP) +2<br>word (AH) $\leftarrow$ ((SP)), (SP) $\leftarrow$ (SP) +2<br>word (PS) $\leftarrow$ ((SP)), (SP) $\leftarrow$ (SP) +2<br>(rlst) $\leftarrow$ ((SP)) , (SP) $\leftarrow$ (SP)    |             | *   | _<br>_<br>*<br>_ | _<br>_ *<br>_ | _<br>*<br>_      | -<br>*<br>-      | _<br>*<br>_      | * | *              | -<br>-<br>-           |
| JCTX  | @A                                | 1                     | 9                          | 6× (c)                     | Context switch instruction  | _           | _   | *                | *             | *                | *                | *                | * | *              | -                     |
|   | CCR, #imm8<br>CCR, #imm8          | 2<br>2                | 3<br>3                     | 0<br>0                     | byte (CCR) $\leftarrow$ (CCR) and imm8<br>byte (CCR) $\leftarrow$ (CCR) or imm8   | _           | -   | *                | *             | *                | *                | *                | * | *              | _<br>_                |
| Mov RP,<br>Mov Ilm                            |                                   | 2<br>2                | 2<br>2                     | 0<br>0                     | byte (RP) ← imm8<br>byte (ILM) ← imm8   | _           | -   | -                | _             | -                | _<br>_           | _<br>_           | - | _              | _<br>_                |
| MOVEA<br>MOVEA<br>MOVEA<br>MOVEA              | RWi, eam<br>A, ear                | 2<br>2+<br>2<br>2+    | 3<br>2+ (a)<br>2<br>1+ (a) | 0<br>0<br>0<br>0           | word (RWi) $\leftarrow$ ear<br>word (RWi) $\leftarrow$ eam<br>word(A) $\leftarrow$ ear<br>word (A) $\leftarrow$ eam   |             | * * | <br><br>         |               | _<br>_<br>_      | _<br>_<br>_      | _<br>_<br>_      |   | <br>           | -<br>-<br>-           |
| ADDSP #<br>ADDSP #                            |                                   | 2<br>3                | 3<br>3                     | 0<br>0                     | word (SP) $\leftarrow$ ext (imm8)<br>word (SP) $\leftarrow$ imm16   |             | -   | _                | -             |                  | _<br>_           | _<br>_           | - | _              | -<br>-                |
| MOV   | A, brgl<br>brg2, A<br>brg2, #imm8 | 2<br>2<br>3           | *1<br>1<br>2               | 0<br>0<br>0                | byte (A) $\leftarrow$ (brgl)<br>byte (brg2) $\leftarrow$ (A)<br>byte (brg2) $\leftarrow$ imm8   | Z<br>-<br>- | *   | _<br>_<br>_      |               | _<br>_<br>_      | * *              | * * *            |   | _<br>_<br>_    | -<br>-<br>-           |
| NOP<br>ADB<br>DTB<br>PCB<br>SPB<br>NCC<br>CMR |                                   | 1<br>1<br>1<br>1<br>1 | 1<br>1<br>1<br>1<br>1<br>1 | 0<br>0<br>0<br>0<br>0<br>0 | No operation<br>Prefix code for AD space access<br>Prefix code for DT space access<br>Prefix code for PC space access<br>Prefix code for SP space access<br>Prefix code for no flag change<br>Prefix code for the common register bank    |             |     |                  |               | -<br>-<br>-<br>- | -<br>-<br>-<br>- | -<br>-<br>-<br>- |   | <br> <br> <br> | -<br>-<br>-<br>-<br>- |
|   |                                   | 4<br>4<br>2<br>2      | 2<br>2<br>2<br>2           | 0<br>0<br>0<br>0           | word (SPCU) $\leftarrow$ (imm16)<br>word (SPCL) $\leftarrow$ (imm16)<br>Stack check operation enable<br>Stack check operation disable   | <br> <br>   |     | <br>             |               | -<br>-<br>-      | <br>             | <br>             |   | <br>           | -<br>-<br>-           |
| BTSCN<br>BTSCNS<br>BTSCND                     | A                                 | 2<br>2<br>2           | *5<br>*6<br>*7             | 0<br>0<br>0                | byte (A) $\leftarrow$ position of "1" bit in word (A)<br>byte (A) $\leftarrow$ position of "1" bit in word (A) $\times 2$<br>byte (A) $\leftarrow$ position of "1" bit in word (A) $\times 4$   | Z<br>Z<br>Z |     | _<br>_<br>_      |               |                  | _<br>_<br>_      | * * *            |   | _<br>_<br>_    | _<br>_<br>_           |

#### Table 22 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

For an explanation of "(a)" and "(c)", refer to Tables 4 and 5.

\*1: PCB, ADB, SSB, USB, and SPB: 1 cycle

- DTB: 2 cycles
- DPR: 3 cycles
- \*2:  $3 + 4 \times (pop count)$

\*3:  $3 + 4 \times (\text{push count})$ 

- \*4: Pop count  $\times$  (c), or push count  $\times$  (c)
- \*5: 3 when AL is 0, 5 when AL is not 0.
- \*6: 4 when AL is 0, 6 when AL is not 0.
- \*7: 5 when AL is 0, 7 when AL is not 0.

| М                    | nemonic                                     | #           | ~              | В                 | Operation  | LH          | AH          | I | S           | Т           | Ν           | Ζ           | ۷           | С | RMW         |
|----------------------|---|-------------|----------------|-------------------|--|-------------|-------------|---|-------------|-------------|-------------|-------------|-------------|---|-------------|
| MOVB<br>MOVB<br>MOVB | A, dir:bp<br>A, addr16:bp<br>A, io:bp       | 3<br>4<br>3 | 3<br>3<br>3    | (b)<br>(b)<br>(b) | byte (A) $\leftarrow$ (dir:bp) b<br>byte (A) $\leftarrow$ (addr16:bp) b<br>byte (A) $\leftarrow$ (io:bp) b | Z<br>Z<br>Z | * *         |   |             |             | * *         | * *         |             |   | _<br>_<br>_ |
| MOVB<br>MOVB<br>MOVB | dir:bp, A<br>addr16:bp, A<br>io:bp, A       | 3<br>4<br>3 | 4<br>4<br>4    |                   | bit (dir:bp) $b \leftarrow (A)$<br>bit (addr16:bp) $b \leftarrow (A)$<br>bit (io:bp) $b \leftarrow (A)$    |             | _<br>_<br>_ |   | _<br>_<br>_ | _<br>_<br>_ | *<br>*      | *<br>*      | _<br>_<br>_ |   | *<br>*<br>* |
| SETB<br>SETB<br>SETB | dir:bp<br>addr16:bp<br>io:bp                | 3<br>4<br>3 | 4<br>4<br>4    | 2× (b)            | bit (dir:bp) b $\leftarrow$ 1<br>bit (addr16:bp) b $\leftarrow$ 1<br>bit (io:bp) b $\leftarrow$ 1          |             | _<br>_<br>_ |   |             | _<br>_<br>_ | _<br>_<br>_ | _<br>_<br>_ | _<br>_<br>_ |   | *<br>*<br>* |
| CLRB<br>CLRB<br>CLRB | dir:bp<br>addr16:bp<br>io:bp                | 3<br>4<br>3 | 4<br>4<br>4    | 2× (b)            | bit (dir:bp) $b \leftarrow 0$<br>bit (addr16:bp) $b \leftarrow 0$<br>bit (io:bp) $b \leftarrow 0$          |             | _<br>_<br>_ |   |             | _<br>_<br>_ | _<br>_<br>_ | _<br>_<br>_ | _<br>_<br>_ |   | *<br>*<br>* |
| BBC<br>BBC<br>BBC    | dir:bp, rel<br>addr16:bp, rel<br>io:bp, rel | 4<br>5<br>4 | *1<br>*1<br>*1 | (b)<br>(b)<br>(b) | Branch when (dir:bp) $b = 0$<br>Branch when (addr16:bp) $b = 0$<br>Branch when (io:bp) $b = 0$             |             | _<br>_<br>_ |   | _<br>_<br>_ | _<br>_<br>_ | _<br>_<br>_ | *<br>*      | _<br>_<br>_ |   | -<br>-<br>- |
| BBS<br>BBS<br>BBS    | dir:bp, rel<br>addr16:bp, rel<br>io:bp, rel | 4<br>5<br>4 | *1<br>*1<br>*1 | (b)<br>(b)<br>(b) | Branch when (dir:bp) $b = 1$<br>Branch when (addr16:bp) $b = 1$<br>Branch when (io:bp) $b = 1$             |             | _<br>_<br>_ |   |             | _<br>_<br>_ | _<br>_<br>_ | * *         | _<br>_<br>_ |   | -<br>-<br>- |
| SBBS                 | addr16:bp, rel                              | 5           | *2             | 2× (b)            | Branch when $(addr16:bp) b = 1, bit = 1$   | _           | _           | _ | _           | _           | _           | *           | _           | _ | *           |
| WBTS                 | io:bp                                       | 3           | *3             | *4                | Wait until (io:bp) b = 1   | _           | _           | _ | _           | _           | _           | _           | _           | _ | -           |
| WBTC                 | io:bp                                       | 3           | *3             | *4                | Wait until (io:bp) b = 0   | -           | _           | _ | _           | _           | _           | _           | _           | _ | -           |

| Table 23 | <b>Bit Manipulation</b> | n Instructions | [21 | Instructions] |
|----------|-------------------------|----------------|-----|---------------|
| Table 23 | Bit Manipulation        | n instructions | וצן | instructions  |

For an explanation of "(b)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

\*1: 5 when branching, 4 when not branching

\*2: 7 when condition is satisfied, 6 when not satisfied

- \*3: Undefined count
- \*4: Until condition is satisfied

| Mnemonic | # | ~ | В | Operation  | LH | AH | I | S | Т | Ν | Ζ | v | С | RMW |
|----------|---|---|---|--|----|----|---|---|---|---|---|---|---|-----|
| SWAP     | 1 | 3 | 0 | byte (A) 0 to 7 $\leftarrow \rightarrow$ (A) 8 to 15 | _  | Ι  | - | _ | - | - | - | _ | - | _   |
| SWAPW    | 1 | 2 | 0 | word (AH) $\leftarrow \rightarrow$ (AL)              | _  | *  | _ | _ | — | — | _ | _ | _ | _   |
| EXT      | 1 | 1 | 0 | Byte code extension                                  | Х  | _  | _ | _ | — | * | * | _ | _ | —   |
| EXTW     | 1 | 2 | 0 | Word code extension                                  | _  | Х  | _ | _ | - | * | * | _ | _ | —   |
| ZEXT     | 1 | 1 | 0 | Byte zero extension                                  | Ζ  | _  | _ | _ | — | R | * | _ | _ | —   |
| ZEXTW    | 1 | 2 | 0 | Word zero extension                                  | —  | Ζ  | — | — | — | R | * | — |   | —   |

 Table 24
 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

v.DataSheet4U.com

#### Table 25 String Instructions [10 Instructions]

| Mnemonic     | # | ~     | В  | Operation   | LH | AH | I | S | т | Ν | z | v | С | RMW |
|--------------|---|-------|----|---|----|----|---|---|---|---|---|---|---|-----|
| MOVS/MOVSI   | 2 | *2    | *3 | Byte transfer @AH+ $\leftarrow$ @AL+, counter = RW0             |    | -  | _ | - | - | _ | - | _ | _ | -   |
| MOVSD        | 2 | *2    | *3 | Byte transfer $@AH- \leftarrow @AL-$ , counter = RW0            | _  | -  | _ | - | - | - | - | — | - | -   |
| SCEQ/SCEQI   | 2 | *1    | *4 | Byte retrieval @AH+ – AL, counter = RW0                         | _  | _  | _ | _ | _ | * | * | * | * | _   |
| SCEQD        | 2 | *1    | *4 | Byte retrieval @AH- – AL, counter = RW0                         | —  | —  | - | - | — | * | * | * | * | -   |
| FILS/FILSI   | 2 | 5m +3 | *5 | Byte filling @AH+ $\leftarrow$ AL, counter = RW0                | _  | -  | _ | _ | Ι | * | * | _ | Ι | _   |
| MOVSW/MOVSWI | 2 | *2    | *6 | Word transfer $@AH+ \leftarrow @AL+$ , counter = RW0            | _  | -  | - | - | - | _ | - | - | - | _   |
| MOVSWD       | 2 | *2    | *6 | Word transfer $@AH \rightarrow @AL \rightarrow ,$ counter = RW0 | —  | -  | - | - | — | - | — | — | - | -   |
| SCWEQ/SCWEQI | 2 | *1    | *7 | Word retrieval @AH+ – AL, counter = RW0                         | _  | _  | _ | _ | _ | * | * | * | * | _   |
| SCWEQD       | 2 | *1    | *7 | Word retrieval @AH- – AL, counter = RW0                         | —  | —  | - | - | - | * | * | * | * | -   |
| FILSW/FILSWI | 2 | 5m +3 | *8 | Word filling @AH+ $\leftarrow$ AL, counter = RW0                | _  | _  | - | _ | - | * | * | _ | - | _   |

m: RW0 value (counter value)

\*1: 3 when RW0 is 0, 2 + 6  $\times$  (RW0) for count out, and 6n + 4 when match occurs

\*2: 4 when RW0 is 0, 2 +  $6 \times$  (RW0) in any other case

\*3: (b) × (RW0)

\*4: (b) × n

\*5: (b) × (RW0)

\*6: (c) × (RW0)

\*7: (c) × n

\*8: (c) × (RW0)

| ſ     | Mnemonic            | #  | ~  | В  | Operation   | LH | AH | Ι | S | т | Ν | Ζ | ۷ | С | RMW |
|-------|---------------------|----|----|----|---|----|----|---|---|---|---|---|---|---|-----|
| MOVM  | @A, @RLi, #imm8     | 3  | *1 | *3 | Multiple data trasfer byte ((A)) $\leftarrow$ ((RLi))     | -  | _  | Ι | Ι | - | - | Ι | - | - | -   |
| MOVM  | @A, eam, #imm8      | 3+ | *2 | *3 | Multiple data trasfer byte ((A)) $\leftarrow$ (eam)       | _  | _  | _ | _ | _ | — | _ | _ | _ | _   |
| MOVM  | addr16, @RLi, #imm8 | 5  | *1 | *3 | Multiple data trasfer byte (addr16) $\leftarrow$ ((RLi))  | —  | —  | _ | _ | _ | — | _ | _ | — | _   |
| MOVM  | addr16, eam, #imm8  | 5+ | *2 | *3 | Multiple data trasfer byte (addr16) $\leftarrow$ (eam)    | _  | —  | _ | — | _ | — | — | — | _ | —   |
| MOVMW | @A, @RLi, #imm8     | 3  | *1 | *4 | Multiple data trasfer word ((A)) $\leftarrow$ ((RLi))     | _  | _  | _ | _ | _ | — | _ | _ | _ | _   |
| MOVMW | @A, eam, #imm8      | 3+ | *2 | *4 | Multiple data trasfer word ((A)) $\leftarrow$ (eam)       | —  | —  | _ | _ | _ | — | _ | _ | — | _   |
| MOVMW | addr16, @RLi, #imm8 | 5  | *1 | *4 | Multiple data trasfer word (addr16) $\leftarrow$ ((RLi))  | _  | —  | _ | — | _ | — | — | — | _ | —   |
| MOVMW | addr16, eam, #imm8  | 5+ | *2 | *4 | Multiple data trasfer word (addr16) $\leftarrow$ (eam)    | _  | _  | _ | _ | _ | — | _ | _ | _ | _   |
| MOVM  | @RLi, @A, #imm8     | 3  | *1 | *3 | Multiple data trasfer byte ((RLi)) $\leftarrow$ ((A))     | _  | _  | _ | _ | _ | — | _ | _ | _ | _   |
| MOVM  | eam, @A, #imm8      | 3+ | *2 | *3 | Multiple data trasfer byte (eam) $\leftarrow$ ((A))       | —  | —  | _ | _ | _ | — | _ | _ | — | _   |
| MOVM  | @RLi, addr16, #imm8 | 5  | *1 | *3 | Multiple data transfer byte ((RLi)) $\leftarrow$ (addr16) | _  | _  | _ | _ | _ | — | _ | _ | _ | _   |
| MOVM  | eam, addr16, #imm8  | 5+ | *2 | *3 | Multiple data transfer byte (eam) $\leftarrow$ (addr16)   | —  | —  | _ | _ | _ | — | _ | _ | — | _   |
| MOVMW | @RLi, @A, #imm8     | 3  | *1 | *4 | Multiple data trasfer word ((RLi)) $\leftarrow$ ((A))     | _  | —  | _ | — | _ | — | — | — | _ | —   |
| MOVMW | eam, @A, #imm8      | 3+ | *2 | *4 | Multiple data trasfer word (eam) $\leftarrow$ ((A))       | _  | _  | _ | _ | _ | — | _ | _ | _ | _   |
| MOVMW | @RLi, addr16, #imm8 | 5  | *1 | *4 | Multiple data transfer word ((RLi)) $\leftarrow$ (addr16) | _  | _  | _ | _ | _ | — | _ | _ | _ | _   |
| MOVMW | eam, addr16, #imm8  | 5+ | *2 | *4 | Multiple data transfer word (eam) $\leftarrow$ (addr16)   | _  | —  | _ | _ | _ | — | _ | _ | — | _   |
| MOVM  | bnk : addr16, *5    | 7  | *1 | *3 | Multiple data transfer                                    | _  | _  | _ | _ | _ | — | _ | _ | _ | _   |
|       | bnk : addr16, #imm8 |    |    |    | byte (bnk:addr16) $\leftarrow$ (bnk:addr16)               |    |    |   |   |   |   |   |   |   |     |
| MOVMW | bnk : addr16, *5    | 7  | *1 | *4 | Multiple data transfer                                    | —  | —  | _ | — | _ | — | _ | — | — | —   |
|       | bnk : addr16, #imm8 |    |    |    | word (bnk:addr16) $\leftarrow$ (bnk:addr16)               |    |    |   |   |   |   |   |   |   |     |

 Table 26
 Multiple Data Transfer Instructions [18 Instructions]

\*1: 5 + imm8  $\times$  5, 256 times when imm8 is zero.

\*2: 5 + imm8  $\times$  5 + (a), 256 times when imm8 is zero.

\*3: Number of transfers  $\times$  (b)  $\times$  2

\*4: Number of transfers  $\times$  (c)  $\times$  2

\*5: The bank register specified by "bnk" is the same as for the MOVS instruction.




## ■ ORDERING IMFORMATION

| Part number   | Package                              | Remarks |
|---------------|--------------------------------------|---------|
| MB90F244PFT-G | 80-pin Plastic TQFP<br>(FPT-80P-M15) |         |

ww.DataSheet4U.com

## ■ PACKAGE DIMENSIONS



# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9807 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.