16-bit Microcontroller

CMOS

F²MC-16LX MB90480B/485B Series

MB90F481B/F482B/487B/488B/483C MB90F488B/F489B/V480B/V485B

DESCRIPTION

The MB90480B/485B series is a 16-bit general-purpose FUJITSU MICROELECTRONICS microcontroller designed for process control in consumer devices and other applications requiring high-speed real-time processing.

The F²MC-16LX CPU core instruction set retains the AT architecture of the F²MC^{*1} family, with additional instructions for high-level languages, expanded addressing mode, enhanced multiply-drive instructions, and complete bit processing. In addition, a 32-bit accumulator is provided to enable long-word processing.

The MB90480B/485B series features embedded peripheral resources including 8/16-bit PPG, expanded I/O serial interface, UART, 10-bit A/D converter, 16-bit I/O timer, 8/16-bit up/down-counter, PWC timer, I²C*² interface, DTP/ external interrupt, chip select, and 16-bit reload timer.

- *1 : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.
- *2 : Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C standard a Specification as defined by Philips.

FEATURES

Clock

Minimum instruction execution time: 40.0 ns/6.25 MHz base frequency multiplied \times 4 (25 MHz internal operating frequency/3.3 V \pm 0.3 V) 62.5 ns/4 MHz base frequency multiplied \times 4 (16 MHz internal operating

frequency/3.0 V \pm 0.3 V) PLL clock multiplier

Maximum memory space: 16 Mbytes

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page URL : http://edevice.fujitsu.com/micom/en-support/

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

 Instruction set optimized for controller applications Supported data types (bit, byte, word, or long word)

Typical addressing modes (23 types)

- 32-bit accumulator for enhanced high-precision calculation
 - Enhanced signed multiplication/division instruction and RETI instruction functions
- Instruction set designed for high-level programming language (C) and multi-task operations System stack pointer adopted Instruction set symmetry and barrel shift instructions
- Non-multiplex bus/multiplex bus compatible
- Enhanced execution speed
- 4-byte instruction queueEnhanced interrupt functions
- 8 levels setting with programmable priority, 8 external interrupts
- Data transfer function (µDMAC)
- Up to 16 channels
 Embedded ROM
 Flash versions : 192 Kbytes, 256 Kbytes, 384 Kbytes, MASK versions : 192 Kbytes, 256 Kbytes
- Embedded RAM
 - Flash versions : 4 Kbytes, 6 Kbytes, 10 Kbytes, 24 Kbytes, MASK versions : 10 Kbytes, 16 Kbytes
- General purpose ports
- Up to 84 ports

(Includes 16 ports with input pull-up resistance settings, 16 ports with output open-drain settings)

- A/D converter
 8-channel RC sequential comparison type (10-bit resolution, 3.68 μs conversion time (at 25 MHz))
- I²C interface (MB90485B series only) : 1channel, P76/P77 N-ch open drain pin (without P-ch)

Do not apply high voltage in excess of recommended operating ranges

to the N-ch open drain pin (with P-ch) in MB90V485B.

- μ PG (MB90485B series only) : 1 channel
- UART : 1 channel
- Extended I/O serial interface (SIO) : 2 channels
- 8/16-bit PPG : 3 channels (with 8-bit \times 6 channel/16-bit \times 3 channel mode switching function)
- 8/16-bit up/down counter/timer: 1 channel (with 8-bit × 2 channels/16-bit × 1-channel mode switching function)
- PWC (MB90485B series only) : 3 channels (Capable of compare the inputs to two of the three)
- 3 V/5 V I/F pin (MB90485B series only)
 P20 to P27, P30 to P37, P40 to P47, P70 to P77
- 16-bit reload timer : 1 channel
- 16-bit I/O timer : 2 channels input capture, 6 channels output compare, 1 channel free-run timer
- On chip dual clock generator system
- Low-power consumption mode With stop mode, sleep mode, CPU intermittent operation mode, watch mode, timebase timer mode
- Packages : QFP 100/LQFP 100
- Process : CMOS technology
- Power supply voltage : 3 V, single power supply (some ports can be operated by 5 V power supply at MB90485B series)

■ PRODUCT LINEUP

MB90480B series

| a Item u.com | Part number | MB90F481B | MB90F482B | MB90V480B | | | |
|-----------------------------|--------------------------|--|--|-----------------------------|--|--|--|
| Classificati | | Flash mem | ory product | Evaluation product | | | |
| ROM size | | 192 Kbytes | 256 Kbytes | _ | | | |
| RAM size | | 4 Kbytes 6 Kbytes 16 Kbytes | | | | | |
| CPU functi | on | Number of ins Instruction bit Instruction len Data bit length Minimum instr | length : 8-bit, 16-bit gth : 1 byte to 7 t i : 1-bit, 8-bit, 7 | oytes | | | |
| Ports | | General-purpose I/O por General-purpose I/O por General-purpose I/O por General-purpose I/O por | ts: up to 84 ts (CMOS output) ts (with pull-up resistance | e) | | | |
| UART | | 1 channel, start-stop syn | chronized | | | | |
| 8/16-bit PP | G | 8-bit \times 6 channels/16-bit | imes 3 channels | | | | |
| 8/16-bit up/ counter/tim | | Event input pins : 6, 8-bi 8-bit reload/compare reg | | | | | |
| | 16-bit free-run timer | Number of channels : 1 Overflow interrupt | | | | | |
| 16-bit I/O timers | Output compare (OCU) | Number of channels : 6 Pin input factor : A match signal of compare register | | | | | |
| | Input capture (ICU) | Number of channels : 2 Rewriting a register value upon a pin input (rising, falling, or both edges) | | | | | |
| DTP/exterr | nal interrupt circuit | Number of external inter | rupt pin channels : 8 (edç | ge or level detection) | | | |
| Extended I | /O serial interface | Embedded 2 channels | | | | | |
| Timebase 1 | timer | 18-bit counter Interrupt cycles: 1.0 ms, | 4.1 ms, 16.4 ms, 131.1 r | ns (at 4 MHz base oscillate | | | |
| A/D convei | ter | Conversion resolution : 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause | | | | | |
| Watchdog timer | | Reset generation interva | ll : 3.58 ms, 14.33 ms, 57 (minimum value, at 4 | | | | |
| Low-power (standby) r | consumption nodes | Stop mode, sleep mode, timebase timer mode | CPU intermittent operation | on mode, watch mode, | | | |
| Process | | | CMOS | | | | |
| Туре | | Not included security function User pin*1, 3 V/5 V versions | | | | | |
| E | ower supply*2 | 1 | | Included | | | |

*1 : User pin : P20 to P27, P30 to P37, P40 to P47, P70 to P77

*2 : It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply switching) about details.

Note : Ensure that you must write to Flash at Vcc = 3.13 V to 3.60 V (3.3 V + 10\%, -5%).

• MB90485B series

| Item | Part number | MB90487B | MB90488B | MB90F488B | MB90V485B | MB90F489B | MB90483C | | |
|---------------------------------|----------------------------|---|---|--|---|-------------|------------|--|--|
| tasheet4u.com Classification | | MASK ROM product Flash memory product product Flash memory product product product | | | | | | | |
| ROM si | ze | 192 Kbytes | 256 Kbytes | 256 Kbytes | | 384 Kbytes | 256 Kbytes | | |
| RAM siz | ze | 10 Kbytes | 10 Kbytes | 10 Kbytes | 16 Kbytes | 24 Kbytes | 16 Kbytes | | |
| CPU fui | nction | Ins Ins Da | mber of instruc truction bit len truction length ta bit length himum instruct | gth : 8-bit : 1 byt | , 16-bit te to 7 bytes , 8-bit, 16-bit ime : 40 ns (25 | MHz machine | clock) | | |
| Ports | | General-purp General-purp | ose I/O ports (| up to 84 (CMOS output) (with pull-up rea (N-ch open dra | sistance) | | | | |
| UART | | 1 channel, sta | art-stop synch | ronized | | | | | |
| 8/16-bit | PPG | 8-bit \times 6 channels/16-bit \times 3 channels | | | | | | | |
| 8/16-bit counter, | up/down /timer | Event input pins : 6, 8-bit up/down counters : 2 8-bit reload/compare registers : 2 | | | | | | | |
| | 16-bit free-run timer | Number of channels : 1 Overflow interrupt | | | | | | | |
| 16-bit I/O timers | Output compare (OCU) | Number of channels : 6 Pin input factor: A match signal of compare register | | | | | | | |
| | Input capture (ICU) | Number of channels : 2 Rewriting a register value upon a pin input (rising, falling, or both edges) | | | | | | | |
| DTP/ex circuit | ternal interrupt | Number of external interrupt pin channels: 8 (edge or level detection) | | | | | | | |
| Extende interfac | ed I/O serial e | Embedded 2 channels | | | | | | | |
| I ² C inter | face*2 | 1 channel | | | | | | | |
| μPG | | 1 channel | | | | | | | |
| PWC | | 3 channels | | | | | | | |
| Timeba | se timer | 18-bit counter Interrupt cycles : 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (at 4 MHz base oscillator) | | | | | | | |
| A/D cor | iverter | Conversion resolution : 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause) | | | | | | | |

(Continued)

| Part number Item | MB90487B | MB90488B | MB90F488B | MB90V485B | MB90F489B | MB90483C | | | |
|---|--|------------------------------|---|------------------------------|---|------------------------------|--|--|--|
| Watchdog timer | Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator) | | | | | | | | |
| Low-power consumption (standby) modes | andby) Stop mode, sleep mode, CPU intermittent operation mode, watch timer mode, timer mode | | | | | | | | |
| Process | CMOS | | | | | | | | |
| Туре | 3 V/5 V power supply*1 | 3 V/5 V power supply*1 | 3 V/5 V power supply ^{*1} Included security function | 3 V/5 V power supply*1 | 3 V/5 V power supply ^{*1} Included security function | 3 V/5 V power supply*1 | | | |
| Emulator power supply*3 | _ | | _ | Included | _ | | | | |


*1: 3 V/5 V I/F pin : All pins should be for 3 V power supply without P20 to P27, P30 to P37, P40 to P47, and P70 to P77.


*2 : P76/P77 pins are N-ch open drain pins (without P-ch) at built-in I²C. However, MB90V485B uses the N-ch open drain pin (with P-ch) .

*3: It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

- Notes : As for MB90V485B, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/µPG/I²C become CMOS input.
 - Ensure that you must write to Flash at Vcc = 3.13 V to 3.60 V (3.3 V + 10%, -5%).

PIN ASSIGNMENT





■ PIN DESCRIPTIONS

| Γ | Pin | No. | I/O | | |
|---------|---------------------------------|----------------|-----------------|-------------------|--|
| www.dat | a QEP t ¹ u.c | LQFP*2 | Pin name | circuit type*³ | Function |
| Ī | 82 | 80 | X0 | А | Clock (oscillator) input pin |
| Ī | 83 | 81 | X1 | А | Clock (oscillator) output pin |
| Ī | 80 | 78 | X0A | А | Clock (32 kHz oscillator) input pin |
| Ī | 79 | 77 | X1A | А | Clock (32 kHz oscillator) output pin |
| Ī | 77 | 75 | RST | В | Reset input pin |
| | | | P00 to P07 | 0 | This is a general purpose I/O port. A setting in the port 0 input resistance register (RDR0) can be used to apply pull-up resistance (RD00-RD07 = "1") . (Disabled when pin is set for output.) |
| | 85 to 92 | 83 to 90 | AD00 to AD07 | C (CMOS) | In multiplex mode, these pins function as the external address/data bus low I/O pins. |
| | | | D00 to D07 | | In non-multiplex mode, these pins function as the external data bus low output pins. |
| | | 91 to 98 | P10 to P17 | _ | This is a general purpose I/O port. A setting in the port 1 input resistance register (RDR1) can be used to apply pull-up resistance (RD10-RD17 = "1") . (Disabled when pin is set for output.) |
| | 93 to 100 | | AD08 to AD15 | C (CMOS) | In multiplex mode, these pins function as the external address/data bus high I/O pins. |
| | | | D08 to D15 | | In non-multiplex mode, these pins function as the external data bus high output pins. |
| Ī | | | P20 to P23 | E (CMOS/H) | This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports. |
| | 1 to 4 | 99,100, 1,2 | A16 to A19 | | When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A16 to A19). When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A16 to A19). |
| Ī | | | P24 to P27 | | This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports. |
| | 5 to 8 | 3 to 6 | A20 to A23 | E (CMOS/H) | When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A20 to A23). When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A20 to A23). |
| | | | PPG0 to PPG3 | | Output pins for PPG. |
| Ī | | | P30 | | This is a general purpose I/O port. |
| | 9 | 7 | A00 | E (CMOS/H) | In non-multiplex mode, this pin functions as an external address pin. |
| | | | AIN0 | (2002-01-1) | 8/16-bit up/down timer input pin (ch.0) . |

| f | Pin No. | | Pin | I/O | | Eurotion | | | | |
|---------------------|----------|--------|-----------------|-------------------------------|---|--|--|--|--|--|
| | QFP*1 | LQFP*2 | name | circuit type* ³ | | Function | | | | |
| www.da t | asneet4u | eom | P31 | _ | This is a ge | eneral purpose I/O port. | | | | |
| | 10 | 8 | A01 | E (CMOS/H) | In non-mult | tiplex mode, this pin functions as an external address pin. | | | | |
| | | | BIN0 | (01100,11) | 8/16-bit up/ | /down timer input pin (ch.0) . | | | | |
| Γ | | | P32 | - | This is a ge | eneral purpose I/O port. | | | | |
| | 12 | 10 | A02 | E (CMOS/H) | In non-mult | tiplex mode, this pin functions as an external address pin. | | | | |
| | | | ZIN0 | (000,) | 8/16-bit up/ | /down timer input pin (ch.0) | | | | |
| Γ | | | P33 | _ | This is a ge | eneral purpose I/O port. | | | | |
| | 13 | 11 | A03 | E (CMOS/H) | In non-mult | tiplex mode, this pin functions as an external address pin. | | | | |
| | | | AIN1 | (01100,11) | 8/16-bit up/ | /down timer input pin (ch.1) . | | | | |
| | | | P34 | _ | This is a ge | eneral purpose I/O port. | | | | |
| | 14 | 12 | A04 | E (CMOS/H) | In non-mult | tiplex mode, this pin functions as an external address pin. | | | | |
| | | | BIN1 | (01100,11) | 8/16-bit up/ | /down timer input pin (ch.1) . | | | | |
| | | | P35 | _ | This is a ge | eneral purpose I/O port. | | | | |
| | 15 | 13 | A05 | E (CMOS/H) | In non-mult | tiplex mode, this pin functions as an external address pin. | | | | |
| | | | ZIN1 | (01100/11) | 8/16-bit up/ | /down timer input pin (ch.1) | | | | |
| | | | P36, P37 | D | | This is a general purpose I/O port. | | | | |
| | | | A06, A07 | (CMOS) | MB90480B series | In non-multiplex mode, these pins function as external address pins. | | | | |
| | 16, 17 | 14, 15 | P36, P37 | | | This is a general purpose I/O port. | | | | |
| | , | , | A06, A07 | E (CMOS/H) | MB90485B series | In non-multiplex mode, these pins function as external address pins. | | | | |
| | | | PWC0, PWC1*4 | | | PWC input pins | | | | |
| Ī | | | P40 | | This is a ge | eneral purpose I/O port. | | | | |
| | 18 | 16 | A08 | G (CMOS/H) | In non-mult | tiplex mode, this pin functions as an external address pin. | | | | |
| | | | SIN2 | (01100/11) | Extended I | /O serial interface input pin. | | | | |
| Ī | | | P41 | | This is a ge | eneral purpose I/O port. | | | | |
| | 19 | 17 | A09 | F (CMOS) | S) In non-multiplex mode, this pin functions as an external address pin. Extended I/O serial interface output pin. | | | | | |
| | | | SOT2 | | | | | | | |
| F | | | P42 | c. | This is a ge | eneral purpose I/O port. | | | | |
| | 20 | 18 | A10 | G (CMOS/H) | In non-mul | tiplex mode, this pin functions as an external address pin. | | | | |
| | | | SCK2 | | Extended I | /O serial interface clock input/output pin. | | | | |

| Piı | ו No. | | I/O | | | |
|-----------------------------|--------|---------------|-------------------------------|--|--|--|
| QFP*1 | LQFP*2 | Pin name | circuit type* ³ | | Function | |
| www.da tasheet 4 | | P43, P44 | | | This is a general purpose I/O port. | |
| | | A11, A12 | F(CMOS) | MB90480B series | In non-multiplex mode, these pins function as external address pins. | |
| 21, 22 | 19, 20 | P43, P44 | | | This is a general purpose I/O port. | |
| , | , | A11, A12 | F(CMOS) | MB90485B series | In non-multiplex mode, these pins function as external address pins. | |
| | | MT00, MT01 | | | μPG output pins | |
| | | P45 | F | MB90480B | This is a general purpose I/O port. | |
| | | A13 | (CMOS) | series | In non-multiplex mode, this pin functions as an external address pin. | |
| 24 | 22 | P45 | | | This is a general purpose I/O port. | |
| | | A13 | G (CMOS/H) | MB90485B series | In non-multiplex mode, this pin functions as an external address pin. | |
| | | EXTC*4 | | | μPG input pin. | |
| | | P46, P47 | | This is a ge | eneral purpose I/O port. | |
| 25, 26 | 23, 24 | A14, A15 | F (CMOS) | In non-mul | tiplex mode, these pins function as external address pins. | |
| | | OUT4, OUT5 | (CINICS) | Output con | npare event output pins. | |
| 70 | 68 | P50 | D | This is a ge functions a | eneral purpose I/O port. In external bus mode, this pin s the ALE pin. | |
| 70 | 00 | ALE | (CMOS) | In external (ALE) signa | bus mode, this pin functions as the address load enable al pin. | |
| 71 | 69 | P51 | D | This is a ge functions a | eneral <u>pu</u> rpose I/O port. In external bus mode, this pin s the RD pin. | |
| 71 | 09 | RD | (CMOS) | In external signal pin. | bus mode, this pin functions as the read strobe output $(\overline{\text{RD}})$ | |
| | | P52 | D | | eneral purpose I/O port. In external bus mode, when the WRE PCR register is set to "1", this pin functions as the WRL pin. | |
| 72 | 70 | WRL | D (CMOS) | S) In external bus mode, this pin functions as the lower data write strobe output (WRL) pin. When the WRE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port. This is a general purpose I/O port. In external bus mode with 16-bit bus width, when the WRE bit in the EPCR register is set to "1", this pin functions as the WRH pin. | | |
| | | P53 | D | | | |
| 73 | 71 | WRH | (CMOS) | upper data | bus mode with 16-bit bus width, this pin functions as the write strobe output (WRH) pin. When the WRE bit in the ster is set to "0", this pin functions as a general purpose I/O | |

| Pin | No. | | I/O | |
|--------------------------------|----------|------------|---|--|
| QFP*1 | LQFP*2 | Pin name | circuit type* ³ | Function |
| a tasheet4u.(74 | 72 | P54 | D | This is a general purpose I/O port. In external bus mode, when the HDE bit in the EPCR register is set to "1", this pin functions as the HRQ pin. |
| 74 | 12 | HRQ | (CMOS) | In external bus mode, this pin functions as the hold request input (HRQ) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port. |
| 75 | P55 | D | This is a general purpose I/O port. In external bus mode, when the \underline{HDE} bit in the EPCR register is set to "1", this pin functions as the HAK pin. | |
| 75 | 73 | HAK | (CMOS) | In external bus mode, this pin functions as the hold acknowledge output (HAK) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port. |
| 76 | 74 | P56 | D | This is a general purpose I/O port. In external bus mode, when the RYE bit in the EPCR register is set to "1", this pin functions as the RDY pin. |
| 70 | 74 | RDY | (CMOS) | In external bus mode, this pin functions as the external ready (RDY) input pin. When the RYE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port. |
| 78 | 76 | P57 | D (CMOS) | This is a general purpose I/O port. In external bus mode, when the CKE bit in the EPCR register is set to "1", this pin functions as the CLK pin. |
| 70 | 70 | CLK | | In external bus mode, this pin functions as the machine cycle clock (CLK) output pin. When the CKE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port. |
| 00 to 41 | 36 to 39 | P60 to P63 | Н | These are general purpose I/O ports. |
| 38 to 41 | 30 10 39 | AN0 to AN3 | (CMOS) | These are the analog input pins for A/D converter. |
| 40 to 46 | 41 to 44 | P64 to P67 | Н | These are general purpose I/O ports. |
| 43 10 46 | 41 10 44 | AN4 to AN7 | (CMOS) | These are the analog input pins for A/D converter. |
| 27 | 25 | P70 | G | This is a general purpose I/O port. |
| 21 | 25 | SIN0 | (CMOS/H) | This is the UART serial data input pin. |
| 20 | 26 | P71 | F | This is a general purpose I/O port. |
| 28 | 20 | SOT0 | (CMOS) | This is the UART serial data output pin. |
| 29 | 27 | P72 | G | This is a general purpose I/O port. |
| 29 | 21 | SCK0 | (CMOS/H) | This is the UART serial communication clock I/O pin. |
| 30 | 28 | P73 | G | This is a general purpose I/O port. |
| 00 | 20 | TIN0 | (CMOS/H) | This is the 16-bit reload timer event input pin. |
| 31 | 29 | P74 | F | This is a general purpose I/O port. |
| | 23 | TOT0 | (CMOS) | This is the 16-bit reload timer output pin. |

| | Pin No. | | | I/O | | | | |
|---------|----------|----------|--------------|-------------------------------|--|---|--|--|
| www.dat | QFP*1 | LQFP*2 | Pin name | circuit type* ³ | | Function | | |
| | | | P75 | F (CMOS) | MB90480B series | This is a general purpose I/O port. | | |
| | 32 | 30 | P75 | G | MB90485B | This is a general purpose I/O port. | | |
| | | | PWC2*4 | (CMOS/H) | series | This is a PWC input pin. | | |
| | | | P76 | F (CMOS) | MB90480B series | This is a general purpose I/O port. | | |
| | 33 | 31 | P76 | | | This is a general purpose I/O port. | | |
| | | | SCL*4 | I (NMOS/H) | MB90485B series | Serves as the I ² C interface data I/O pin. During oper- ation of the I ² C interface, leave the port output in a high impedance state. | | |
| | | | P77 | F (CMOS) | MB90480B series | This is a general purpose I/O port. | | |
| | 34 | 32 | P77 | | | This is a general purpose I/O port. | | |
| | 04 | 0L | SDA*4 | l (NMOS/H) | MB90485B series | Serves as the I ² C interface data I/O pin. During oper- ation of the I ² C interface, leave the port output in a high impedance state. | | |
| | 47, 48 | 45, 46 | P80, P81 | E | These are | general purpose I/O ports. | | |
| | 47, 40 | 40, 40 | IRQ0, IRQ1 | (CMOS/H) | External int | errupt input pins. | | |
| | 52 to 57 | 50 to 55 | P82 to P87 | Е | These are | general purpose I/O ports. | | |
| | 52 10 57 | 50 10 55 | IRQ2 to IRQ7 | (CMOS/H) | External int | errupt input pins. | | |
| | | | P90 | _ | This is a ge | eneral purpose I/O port. | | |
| | 58 | 56 | SIN1 | E (CMOS/H) | Extended I/ | /O serial interface data input pin. | | |
| | | | CS0 | (, | Chip select | 0. | | |
| | | | P91 | - | This is a ge | eneral purpose I/O port. | | |
| | 59 | 57 | SOT1 | D (CMOS) | Extended I/ | /O serial interface data output pin. | | |
| | | | CS1 | · · · · | Chip select | .1. | | |
| | | | P92 | _ | This is a ge | eneral purpose I/O port. | | |
| | 60 | 58 | SCK1 | E (CMOS/H) | Extended I/ | /O serial interface clock input/output pin. | | |
| | | | CS2 | (, | Chip select | 2. | | |
| | | | P93 | | This is a ge | eneral purpose I/O port. | | |
| | 61 | 59 | FRCK | E | When the free-run timer is in use, this pin functions as the external clock input pin. | | | |
| | 01 39 | | ADTG | (CMOS/H) | When the A/D converter is in use, this pin functions as the exter- nal trigger input pin. | | | |
| | | | CS3 | | Chip select 3. | | | |
| Ī | 62 | 60 | P94 | D | This is a ge | eneral purpose I/O port. | | |
| | 02 | 00 | PPG4 | (CMOS) | PPG timer | output pin. | | |

(Continued)

| | Pin | No. | | I/O | | | | |
|----------|---------------|--------------|--|---------------|--|---|--|--|
| ununu da | QFP*1 | LQFP*2 | Pin name circuit type* ³ | | Function | | | |
| www.da | 63 | 61 | P95 | D | This is a general purpose I/O port. | | | |
| | 03 | 01 | PPG5 | (CMOS) | PPG timer | output pin. | | |
| | 64 | 62 | P96 | Е | This is a g | eneral purpose I/O port. | | |
| | 04 | 02 | IN0 | (CMOS/H) | Input captu | ure ch.0 trigger input pin. | | |
| | 65 | 63 | P97 | Е | This is a g | eneral purpose I/O port. | | |
| | 05 | 05 | IN1 | (CMOS/H) | Input captu | ure ch.1 trigger input pin. | | |
| | 66 to 69 | 64 to 67 | PA0 to PA3 | D | These are | general purpose I/O ports. | | |
| | 00 10 09 | 04 10 07 | OUT0 to OUT3 | (CMOS) | Output cor | npare event output pins. | | |
| | 35 | 33 | AVcc | — | A/D converter analog power supply input pin. | | | |
| | 36 | 34 | AVRH | | A/D conve | rter reference voltage input pin. | | |
| | 37 | 35 | AVss | | A/D conve | rter GND pin. | | |
| | 49 to 51 | 47 to 49 | MD0 to MD2 | J (CMOS/H) | Operating | mode selection input pins. | | |
| | 84 | 82 | Vcc3 | | $3.3 \text{ V} \pm 0.3$ | BV power supply pins (Vcc3) . | | |
| | | | | | MB90480B series | 3.3 V \pm 0.3 V power supply pin. Usually, use Vcc = Vcc3 = Vcc5 as a 3 V power supply. | | |
| | 23 | 21 | Vcc5 | — | MB90485B series | 3 V/5 V power supply pin. 5 V power supply pin when P20 to P27, P30 to P37, P40 to P47, P70 to P77 are used as 5 V I/F pins. Usually, use $V_{CC} = V_{CC}3 = V_{CC}5$ as a 3 V power supply (when the 3 V power supply is used alone). | | |
| | 11, 42, 81 | 9, 40, 79 | Vss | | GND pins. | | | |


*1 : QFP : FPT-100P-M06

*2 : LQFP : FPT-100P-M05

*3 : For the I/O circuit type, refer to "■ I/O CIRCUIT TYPES".


*4 : As for MB90V485B, input pins become CMOS input.

■ I/O CIRCUIT TYPES



⁽Continued)

www.DataSheet4U.com



www.DataSheet4U.com

HANDLING DEVICES

1. Be careful never to exceed maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than Vcc or lower than Vss are www.datashapplied to input or output pins other than medium-or high-voltage pins, or if the voltage applied between Vcc and Vss pins exceeds the rated voltage level.

When latch-up occurs, the power supply current increases rapidly causing the possibility of thermal damage to circuit elements. Therefore it is necessary to ensure that maximum ratings are not exceeded in circuit operation. Similarly, when turning the analog power supply on or off, it is necessary to ensure that the analog power supply voltages (AVcc and AVRH) and analog input voltages do not exceed the digital power supply (Vcc).

2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least $2 k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins.

3. Treatment of Power Supply Pins (Vcc/Vss)

When multiple V_{cc}/V_{ss} pins are present, device design considerations for prevention of latch-up and unwanted electromagnetic interference, abnormal strobe signal operation due to ground level rise, and conformity with total output current ratings require that all power supply pins must be externally connected to power supply or ground.

Consideration should be given to connecting power supply sources to the V_{cc}/V_{ss} pins of this device with as low impedance as possible. It is also recommended that a bypass capacitor of approximately 0.1 μ F be placed between the V_{cc} and V_{ss} lines as close to this device as possible.

4. Crystal Oscillator Circuits

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit board artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

5. Precautions when turning the power supply on

In order to prevent abnormal operation in the chip's internal step-down circuits, a voltage rise time during poweron of 50 μ s (0.2 V to 2.7 V) or greater should be assured.

6. Supply Voltage Stabilization

Even within the operating range of V_{cc} supply voltage, rapid voltage fluctuations may cause abnormal operation. As a standard for power supply voltage stability, it is recommended that the peak-to-peak V_{cc} ripple voltage at commercial supply frequency (50/60 Hz) be 10 % or less of V_{cc}, and that the transient voltage fluctuation be no more than 0.1 V/ms or less when the power supply is turned on or off.

7. Proper power-on/off sequence

The A/D converter power (AV_{cc}, AVRH) and analog input (AN0 to AN7) must be turned on after the digital power supply (V_{cc}) is turned on. The A/D converter power (AV_{cc}, AVRH) and analog input (AN0 to AN7) must be shut off before the digital power supply (V_{cc}) is shut off. Care should be taken that AVRH does not exceed AV_{cc}. Even when pins used as analog input pins are doubled as input ports, be sure that the input voltage does not exceed AV_{cc}.

8. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections $AV_{CC} = AVRH = V_{CC}$, and $AV_{SS} = V_{SS}$.

www.datasheet4u.com


9. Notes on Using Power Supply

Only the MB90485B series usually uses a 3 V power supply. By setting $V_{CC}3 = 3$ V power supply and $V_{CC}5 = 5$ V power supply, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 can be interfaced as 5 V power supplies separately from the main 3 V power supply. Note that the analog power supplies (such as AV_{CC} and AV_{ss}) for the A/D converter can be used only as 3 V power supplies.

10. Notes on Using External Clock

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When using an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.



11. Treatment of NC pins

NC (internally connected) pins should always be left open.

12. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu Microelectronics will not guarantee results of operation if such failure occurs.


13. When the MB90480B/485B series microcontroller is used as a single system

When the MB90480B/485B series microcontroller is used as a single system, use connections so the XOA = Vss, and X1A = Open.


14. Writing to Flash memory

For writing to Flash memory, always ensure that the operating voltage Vcc is between 3.0 V and 3.6 V.

BLOCK DIAGRAM



MEMORY MAP



• MB90F481B/F482B/487B/488B/483C/F488B/V480B/V485B/F489B

Model Address #1 Address #2 Address #3 MB90F481B FC0000H *1 **001100**н MB90F482B FC0000н 001900н FD0000H 002900н MB90487B 004000H or 008000H, MB90488B FC0000H 002900н selected by the MS bit in MB90F488B FC0000H 002900н the ROMM register MB90V480B (FC0000H) 004000н MB90V485B (FC0000H) 004000н MB90483C FB0000H*4 004000н MB90F489B F90000H *2 0080000 H fixed 006100H*3


*1 : No memory cells from FC0000H to FC7FFFH and FE0000H to FE7FFFH.

The upper part of the 00 bank is set up to mirror the image of FF bank ROM, to enable efficient use of small model C compilers. Because the lower 16-bit address of the FF bank and the lower 16-bit address of the 00 bank are the same, enabling reference to tables in ROM without using the for specification in the pointer declaration.


For example, in accessing address $00C000_{H}$ it is actually the contents of ROM at FFC000_{H} that are accessed. If the MS bit in the ROMM register is set to "0", the ROM area in the FF bank will exceed 48 Kbytes and it is not possible to reflect the entire area in the image in the 00 bank. Therefore the image from FF4000_{H} to FFFFF_{H} is reflected in the 00 bank and the area from FF0000_{H} to FF3FFF_{H} can be seen in the FF bank only.

- *2 : In MB90F489B, there is no access to F8 bank and FC bank on the single-chip mode or the internal-ROM external-bus mode.
- www.da*3th Because installed-RAM area is larger than MB90V485B, MB90F489B should execute emulation in an area that is larger than 004000_H by the emulation memory area setting on the tool side.
 - *4 : In MB90483C, there is no access to F8 bank to FA bank and FC bank on the single-chip mode or the internal-ROM external-bus mode.

• MB90F489B




• MB90483C




■ F²MC-16L CPU PROGRAMMING MODEL

• Dedicated registers


W



• General purpose registers



Processor status



■ I/O MAP

| | Address | Register name | Abbreviated register name | Read/ Write | Resource name | Initial value |
|--------|-----------------------|--|------------------------------|----------------|--------------------------------|--|
| www.da | tash 00 14u.co | Port 0 data register | PDR0 | R/W | Port 0 | XXXXXXXXB |
| | 01 н | Port 1 data register | PDR1 | R/W | Port 1 | XXXXXXXXB |
| | 02н | Port 2 data register | PDR2 | R/W | Port 2 | XXXXXXXXB |
| | 03н | Port 3 data register | PDR3 | R/W | Port 3 | XXXXXXXXB |
| | 04н | Port 4 data register | PDR4 | R/W | Port 4 | XXXXXXXXB |
| | 05н | Port 5 data register | PDR5 | R/W | Port 5 | XXXXXXXXB |
| | 06 н | Port 6 data register | PDR6 | R/W | Port 6 | XXXXXXXXB |
| | 07н | Port 7 data register | PDR7 | R/W | Port 7 | XXXXXXXXB (MB90480B series) |
| | | - | | | | 11XXXXXB (MB90485B series) |
| | 08 н | Port 8 data register | PDR8 | R/W | Port 8 | XXXXXXXXB |
| | 09 н | Port 9 data register | PDR9 | R/W | Port 9 | XXXXXXXXB |
| | 0Ан | Port A data register | PDRA | R/W | Port A | XXXXB |
| | 0Вн | Up/down timer input enable register | UDRE | R/W | Up/down timer input control | XX000000B |
| 1 | 0Сн | Interrupt/DTP enable register | ENIR | R/W | | 0000000в |
| | 0Dн | Interrupt/DTP source register | EIRR | R/W | DTP/external | XXXXXXXXB |
| | 0Eн | Request level setting register | ELVR | R/W | interrupts | 0000000в |
| | 0 F н | Request level setting register | | R/W | | 0000000в |
| | 10 н | Port 0 direction register | DDR0 | R/W | Port 0 | 0000000в |
| | 11 н | Port 1 direction register | DDR1 | R/W | Port 1 | 0000000в |
| | 12 н | Port 2 direction register | DDR2 | R/W | Port 2 | 0000000в |
| | 13 н | Port 3 direction register | DDR3 | R/W | Port 3 | 0000000в |
| | 14 н | Port 4 direction register | DDR4 | R/W | Port 4 | 0000000в |
| | 15 н | Port 5 direction register | DDR5 | R/W | Port 5 | 0000000в |
| | 16 н | Port 6 direction register | DDR6 | R/W | Port 6 | 0000000в |
| | 17н | Port 7 direction register | DDR7 | R/W | Port 7 | 00000000в (MB90480B series) XX000000в (MB00405B series) |
| | 10 | Dout 0 divention register | DDR8 | R/W | Davto | (MB90485B series) |
| | | Port 8 direction register | | R/W | Port 8 | 0000000 _В 0000000 _В |
| | 19н 1Ан | Port 9 direction register Port A direction register | DDR9 DDRA | R/W | Port 9 Port A | 0000в |
| | 1Вн | Port 4 output pin register | ODR4 | R/W | Port 4 (Open-drain control) | 0000000в |
| | 1Cн | Port 0 input resistance register | RDR0 | R/W | Port 0 (resistance control) | 0000000в |
| | 1Dн | Port 1 input resistance register | RDR1 | R/W | Port 1 (resistance control) | 0000000в |
| | 1 Ен | Port 7 output pin register | ODR7 | R/W | Port 7 (Open-drain control) | 00000000в (MB90480B series) XX000000в |
| | 1F _H | Analog input enable register | ADER | R/W | Port 6, A/D | (MB90485B series) 11111111в |
| ļ | II H | Analog input enable register | | 11/99 | | (Continuor |

| Address | Register name | Abbreviated register name | Read/ Write | Resource name | Initial value |
|-----------------------|--|------------------------------|----------------|--|-----------------------|
| 20 н | Serial mode register | SMR | R/W | | 00000X00 _B |
| tash 26 t4u.co | Serial control register | SCR | W, R/W | UART | 00000100в |
| 22н | Serial input/output register | SIDR/SODR | R/W | UANI | XXXXXXXX |
| 23н | Serial status register | SSR | R, R/W | | 00001000в |
| 24н | | (Reserved a | area) | L | L |
| 25н | Communication prescaler control register | CDCR | R/W | Communication prescaler (UART) | 000000в |
| 26н | Carial mode control status resistar 0 | 014000 | | | 0000 _B |
| 27н | Serial mode control status register 0 | SMCS0 | R, R/W | SIO1 (ch.0) | 0000010 _B |
| 28 н | Serial data register 0 | SDR0 | R/W | | XXXXXXXX |
| 29н | Communication prescaler control register 0 | SDCR0 | R/W | Communication prescaler SIO1 (ch.0) | 00000в |
| 2Ан | Serial mode control status register 1 | SMCS1 | R, R/W | SIO2 (ch.1) Communication prescaler SIO2 (ch.1) | 0000в |
| 2Вн | | 310001 | 11, 11/ VV | | 00000010E |
| 2Сн | Serial data register 1 | SDR1 | R/W | | XXXXXXXX |
| 2Dн | Communication prescaler control register 1 | SDCR1 | R/W | | 00000в |
| 2Ен | Reload register L (ch.0) | PPLL0 | R/W | | XXXXXXXX |
| 2 F н | Reload register H (ch.0) | PPLH0 | R/W | | XXXXXXXX |
| 30н | Reload register L (ch.1) | PPLL1 | R/W | | XXXXXXXX |
| 31н | Reload resister H (ch.1) | PPLH1 | R/W | | XXXXXXXX |
| 32н | Reload register L (ch.2) | PPLL2 | R/W | | XXXXXXXX |
| 33н | Reload register H (ch.2) | PPLH2 | R/W | | XXXXXXXX |
| 34н | Reload register L (ch.3) | PPLL3 | R/W | | XXXXXXXX |
| 35н | Reload register H (ch.3) | PPLH3 | R/W | | XXXXXXXX |
| 36н | Reload register L (ch.4) | PPLL4 | R/W | 8/16-bit PPG | XXXXXXXX |
| 37н | Reload register H (ch.4) | PPLH4 | R/W | (ch.0 to ch.5) | XXXXXXXX |
| 38н | Reload register L (ch.5) | PPLL5 | R/W | | XXXXXXXX |
| 39н | Reload register H (ch.5) | PPLH5 | R/W | | XXXXXXXX |
| ЗАн | PPG0 operating mode control register | PPGC0 | R/W | | 0X000XX1 |
| 3Вн | PPG1 operating mode control register | PPGC1 | R/W | | 0X00001 |
| 3Сн | PPG2 operating mode control register | PPGC2 | R/W | | 0X000XX1 |
| 3Dн | PPG3 operating mode control register | PPGC3 | R/W | | 0X000001 |
| 3Ен | PPG4 operating mode control register | PPGC4 | R/W | | 0X000XX1 |
| 3Fн | PPG5 operating mode control register | PPGC5 | R/W | | 0X000001 |
| 40 н | PPG0, PPG1 output control register | PPG01 | R/W | 8/16-bit PPG | 0000000B |
| 41 н | | (Reserved a | area) | 1 | 1 |
| 42н | PPG2, PPG3 output control register | PPG23 | R/W | 8/16-bit PPG | 0000000B |
| 43н | · | (Reserved a | area) | 1 | I |

| Address | Register name | Abbre- viated register name | Read/ Write | Resource name | Initial value | | | | |
|-------------------------|---|--------------------------------------|----------------|-------------------------|-----------------------|--|--|--|--|
| atashe 44 4u.cor | PPG4, PPG5 output control register | PPG45 | R/W | 8/16-bit PPG | 0000000в | | | | |
| 45н | (P | (Reserved area) | | | | | | | |
| 46 н | Control status register | ADCS1 | R/W | | 0000000в | | | | |
| 47н | | ADCS2 | W, R/W | A/D converter | 0000000в | | | | |
| 48 н | Data register | ADCR1 | R | A/D converter | XXXXXXXX | | | | |
| 49 н | | ADCR2 | W, R | | 00000XXX _B | | | | |
| 4А н | Output compare register (ch.0) lower digits | OCCP0 | R/W | | 0000000в | | | | |
| 4Вн | Output compare register (ch.0) upper digits | OCCFU | U/ AA | | 0000000в | | | | |
| 4Cн | Output compare register (ch.1) lower digits | OCCP1 | R/W | | 0000000в | | | | |
| 4Dн | Output compare register (ch.1) upper digits | | U/ AA | | 0000000в | | | | |
| 4 Ен | Output compare register (ch.2) lower digits | OCCP2 | R/W | | 0000000в | | | | |
| 4 Fн | Output compare register (ch.2) upper digits | 00062 | U/ AA | 16-bit input/output | 0000000в | | | | |
| 50н | Output compare register (ch.3) lower digits | OCCP3 | R/W | | 0000000в | | | | |
| 51 н | Output compare register (ch.3) upper digits | 000053 | U/ AA | | 0000000в | | | | |
| 52н | Output compare register (ch.4) lower digits | OCCP4 | R/W | | 0000000в | | | | |
| 53н | Output compare register (ch.4) upper digits | 00004 | H/ VV | timer output compare | 0000000в | | | | |
| 54н | Output compare register (ch.5) lower digits | OCCP5 | R/W | (ch.0 to ch.5) | 0000000в | | | | |
| 55н | Output compare register (ch.5) upper digits | 000055 | U/ AA | | 0000000в | | | | |
| 56н | Output compare control register (ch.0) | OCS0 | R/W | | 000000в | | | | |
| 57н | Output compare control register (ch.1) | OCS1 | R/W | | 00000 _B | | | | |
| 58н | Output compare control register (ch.2) | OCS2 | R/W | | 000000в | | | | |
| 59 н | Output compare control register (ch.3) | OCS3 | R/W | | 00000в | | | | |
| 5Ан | Output compare control register (ch.4) | OCS4 | R/W | | 000000в | | | | |
| 5Вн | Output compare control register (ch.5) | OCS5 | R/W | | 00000в | | | | |
| 5Сн | Input capture data register (ch.0) lower digits | IPCP0 | R | | XXXXXXXX | | | | |
| 5Dн | Input capture data register (ch.0) upper digits | | R | 16-bit input/output | XXXXXXXX | | | | |
| 5Ен | Input capture data register (ch.1) lower digits | IPCP1 | R | timer input capture | XXXXXXX | | | | |
| 5Fн | Input capture data register (ch.1) upper digits | | R | (ch.0, ch.1) | XXXXXXXX | | | | |
| 60н | Input capture control status register | ICS01 | R/W | | 0000000в | | | | |
| 61н | (R | leserved a | area) | 1 | | | | | |

| Address | Register name | Abbreviated register name | Read/ Write | Resource name | Initial value |
|----------------------|---|---------------------------------|----------------|---------------------------|---------------|
| 62н | Timer counter data register lower digits | TCDT | R/W | | 0000000в |
| tash 63 4u.co | Timer counter data register upper digits | TCDT | R/W | | 0000000в |
| 64н | Timer counter control status register | TCCS | R/W | 16-bit input/output | 0000000B |
| 65н | Timer counter control status register | TCCS | R/W | timer free-run timer | 000000в |
| 66н | Compare clear register lower digits | CPCLR | R/W | | XXXXXXXX |
| 67н | Compare clear register upper digits | CIULIN | 11/ V V | | XXXXXXXX |
| 68 н | Up/down count register (ch.0) | UDCR0 | R | | 0000000E |
| 69 н | Up/down count register (ch.1) | UDCR1 | R | | 0000000E |
| 6А н | Reload/compare register (ch.0) | RCR0 | W | - | 0000000 |
| 6Bн | Reload/compare register (ch.1) | RCR1 | W | 8/16-bit up/down | 0000000e |
| 6Cн | Counter control register (ch.0) lower digits | CCRL0 | W, R/W | counter/timer | 0X00X000 |
| 6Dн | Counter control register (ch.0) upper digits | CCRH0 | R/W | | 0000000 |
| 6Е н | | (Reserved | area) | · | |
| 6 F н | ROM mirror function select register | ROMM | R/W | ROM mirroring function | + 1 в |
| 70 н | Counter control register (ch.1) lower digits | CCRL1 | W, R/W | 8/16-bit up/down | 0X00X000 |
| 71 н | Counter control register (ch.1) upper digits | CCRH1 | R/W | counter/timer | -0000000e |
| 72н | Counter status register (ch.0) | CSR0 | R, R/W | | 0000000E |
| 73н | | (Reserved | area) | · | |
| 74н | Counter status register (ch.1) | CSR1 | R, R/W | 8/16-bit UDC | 0000000 |
| 75н | | (Reserved | area) | | |
| 76 н* | PWC control/status register | PWCSR0 | R, R/W | | 0000000 |
| 77н* | | 1 000010 | 11, 11/ VV | PWC (ch.0) | 000000X |
| 78 ⊦* | PWC data buffer register | PWCR0 | R/W | | 0000000 |
| 79 н* | | | 11/ V V | | 0000000 |
| 7 А н* | PWC control/status register | PWCSR1 | R, R/W | | 0000000 |
| 7Bн* | | 1 000011 | 11, 11/ VV | PWC (ch.1) | 000000X |
| 7Cн* | PWC data buffer register | PWCR1 | R/W | | 0000000 |
| 7Dн* | FWC data buller register | FWChI | n/ v v | | 0000000 |
| 7Eн* | PWC control/status register | PWCSR2 | R, R/W | | 0000000 |
| 7Fн* | - FWC control/status register | FWC3h2 | п, п/ vv | | 000000X |
| 80 н* | DWC data buffer register | | | PWC (ch.2) | 0000000 |
| 81 н* | PWC data buffer register | PWCR2 | R/W | | 0000000 |
| 82 н* | Dividing ratio control register | DIVR0 | R/W | PWC (ch.0) | 00в |
| 83н | | (Reserved | area) | 1 | |
| 84 _H * | Dividing ratio control register | DIVR1 | R/W | PWC (ch.1) | 00в |
| 85 H | | (Reserved | area) | | |
| 86 ^{+*} | Dividing ratio control register | DIVR2 | R/W | PWC (ch.2) | 00в |
| 87н | | (Reserved | area) | , , | |

| Address | Register name | Abbreviated register name | Read/ Write | Resource name | Initial value |
|---|--|---------------------------------|----------------|------------------------------------|-----------------------|
| 88 _H * | Bus status register | IBSR | R | | 0000000в |
| /w.da tasheet4u.co 89 н* | Bus control register | IBCR | R/W | | 0000000в |
| 8 А н* | Clock control register | ICCR | R/W | l²C | OXXXXXB |
| 8Bн* | Address register | IADR | R/W | | -XXXXXXX |
| 8Cн* | Data register | IDAR | R/W | | XXXXXXXXB |
| 8Dн | | (Reserved | area) | 1 | |
| 8Eн* | μPG control status register | PGCSR | R/W | μPG | 00000в |
| 8F⊢ to 9B⊦ | 4 | (Disable | d) | 1 | |
| 9Сн | µDMAC status register lower digits | DSRL | R/W | μDMAC | 0000000в |
| 9Dн | µDMAC status register upper digits | DSRH | R/W | μDMAC | 0000000в |
| 9Eн | Program address detection control status resister | PACSR | R/W | Address match detection function | 0000000в |
| 9 F н | Delayed interrupt source general/ cancel register | DIRR | R/W | Delayed interrupt generator module | Ов |
| АОн | Low-power consumption mode control register | LPMCR | W, R/W | Low-power consumption | 00011000в |
| А1н | Clock select register | CKSCR | R, R/W | Low-power consumption | 11111100в |
| А2н, АЗн | | (Reserved | area) | | |
| А4н | µDMAC stop status register | DSSR | R/W | μDMAC | 0000000в |
| А5н | Automatic ready function select register | ARSR | W | External pins | 001100в |
| А6н | External address output control register | HACR | W | External pins | *******B |
| А7н | Bus control signal select register | EPCR | W | External pins | 1000*10 -в |
| А8н | Watchdog timer control register | WDTC | R, W | Watchdog timer | XXXXX111 _B |
| А9н | Timebase timer control register | TBTC | W, R/W | Timebase timer | 1XX00100 _в |
| AAH | Watch timer control register | WTC | R, R/W | Watch timer | 10001000 _в |
| АВн | | (Reserved | area) | | |
| АСн | μ DMAC enable register lower digits | DERL | R/W | μDMAC | 0000000в |
| ADн | μ DMAC enable register upper digits | DERH | R/W | μDMAC | 0000000в |
| AEн | Flash memory control status register | FMCS | W, R/W | Flash memory interface | 000X0000 _B |
| AFH | | (Disable | d) | | |
| В0н | Interrupt control register 00 | ICR00 | W, R/W | | XXXX0111 _B |
| В1н | Interrupt control register 01 | ICR01 | W, R/W | | XXXX0111 _₿ |
| В2н | Interrupt control register 02 | ICR02 | W, R/W | | XXXX0111 _₿ |
| ВЗн | Interrupt control register 03 | ICR03 | W, R/W | | XXXX0111 _B |
| В4н | Interrupt control register 04 | ICR04 | W, R/W | Interrupt controller | XXXX0111 _B |
| В5н | Interrupt control register 05 | ICR05 | W, R/W |] [| XXXX0111 _B |
| В6н | Interrupt control register 06 | ICR06 | W, R/W | ļ | XXXX0111 _в |
| В7н | Interrupt control register 07 | ICR07 | W, R/W | ļ | XXXX0111 _в |
| В8н | Interrupt control register 08 | ICR08 | W, R/W | | ХХХХ0111в |

(Continued)

www.DataSheet4U.com

| Address | Register name | Abbreviated register name | Read/ Write | Resource name | Initial value | |
|---|--|---------------------------------|----------------|----------------------------------|---|--|
| tashe B9н i.com | Interrupt control register 09 | ICR09 | W, R/W | | XXXX0111 _B | |
| ВАн | Interrupt control register 10 | ICR10 W, R/ | | - | XXXX0111 _B | |
| BBн | Interrupt control register 11 | ICR11 | W, R/W | | XXXX0111 _B | |
| ВСн | Interrupt control register 12 | ICR12 | W, R/W | Interrupt controller | XXXX0111 _B | |
| BDн | - | | W, R/W | | XXXX0111 _B | |
| ВЕн | | | W, R/W | | XXXX0111 _B | |
| BFн | Interrupt control register 15 | ICR15 | W, R/W | | XXXX0111 _B | |
| С0н | Chip select area mask register 0 | CMR0 | R/W | | 00001111в | |
| С1н | Chip select area register 0 | CAR0 | R/W | | 11111111в | |
| С2н | Chip select area mask register 1 | CMR1 | R/W | | 00001111в | |
| СЗн | Chip select area register 1 | CAR1 | R/W | | 11111111в | |
| С4н | Chip select area mask register 2 | CMR2 | R/W | Chip select | 00001111в | |
| С5н | Chip select area register 2 | CAR2 | R/W | function | 11111111в | |
| С6н | Chip select area mask register 3 | CMR3 | R/W | | 00001111в | |
| С7н | Chip select area register 3 | CAR3 | R/W | | 11111111в | |
| C7HChip select area register 3C8HChip select control register | | CSCR | R/W | | 000*в | |
| С9н | Chip select active level register | CALR | R/W | | 0000в | |
| САн | | TMOOD | | | 0000000в | |
| СВн | Timer control status register | TMCSR | R/W | 10 hit valaad timer | 0000в | |
| ССн | 16-bit timer register/ | TMR/TMRLR | R/W | 16-bit reload timer | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
| СDн | 16-bit reload register | | H/ VV | | XXXXXXXXB | |
| СЕн | | (Reserved | l area) | | | |
| CFн | PLL output control register | PLLOS | W | Low-power consumption | Х0в | |
| D0н to FFн | | (External | area) | | | |
| 100н to #н | | (RAM a | rea) | | | |
| 1FF0н | Program address detection register 0 (Low order address) | | | | | |
| 1FF1⊦ | Program address detection register 0 (Middle order address) | PADR0 | R/W | Address match detection function | XXXXXXXX | |
| 1FF2н | Program address detection register (| | | | | |
| 1FF3⊦ | Program address detection register 1 (Low order address) | | | | | |
| 1FF4н | Program address detection register 1 (Middle order address) | PADR1 | R/W | Address match detection function | XXXXXXXXB | |
| 1FF5н | Program address detection register 1 (High order address) | | | | | |

* : These registers are only for MB90485B series. They are used as the reserved area on MB90480B series.

(Continued) Descriptions for read/write R/W : Readable and writable R : Read only www.datWheet4tuWrite only

Descriptions for initial value

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : This bit is not used.
- * : The initial value of this bit is "1" or "0".
 - The value depends on the mode pin (MD2, MD1 and MD0) .
- + : The initial value of this bit is "1" or "0". The value depends on the RAM area of device.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

| | Clear of | μΟΜΑϹ | Interru | pt vector | Interrupt control registe | | |
|---|--------------------|-------------------|---------|---------------------|---------------------------|---------|--|
| Interrupt source asheet4u.com | El ² OS | channel number | Number | Address | Number | Address | |
| Reset | × | | #08 | FFFFDC _H | | | |
| INT9 instruction | × | | #09 | FFFFD8H | | | |
| Exception | × | | #10 | FFFFD4н | | | |
| INT0 (IRQ0) | 0 | 0 | #11 | FFFFD0н | | 0000000 | |
| INT1 (IRQ1) | 0 | × | #12 | FFFFCC H | ICR00 | 0000B0 | |
| INT2 (IRQ2) | 0 | × | #13 | FFFFC8н | | 000001 | |
| INT3 (IRQ3) | 0 | × | #14 | FFFFC4H | ICR01 | 0000B1 | |
| INT4 (IRQ4) | 0 | × | #15 | FFFFC0н | ICR02 | 000000 | |
| INT5 (IRQ5) | 0 | × | #16 | FFFFBC H | ICR02 | 0000B2 | |
| INT6 (IRQ6) | 0 | × | #17 | FFFFB8н | | 000000 | |
| INT7 (IRQ7) | 0 | × | #18 | FFFFB4н | ICR03 | 0000B3 | |
| PWC1 (MB90485B series only) | 0 | × | #19 | FFFFB0н | | 00000 | |
| PWC2 (MB90485B series only) | 0 | × | #20 | FFFFAC H | ICR04 | 0000B4 | |
| PWC0 (MB90485B series only) | 0 | 1 | #21 | FFFFA8н | | 000000 | |
| PPG0/PPG1 counter borrow | × | × | #22 | FFFFA4 _H | ICR05 | 0000B5 | |
| PPG2/PPG3 counter borrow | × | × | #23 | FFFFA0н | 10000 | 000000 | |
| PPG4/PPG5 counter borrow | × | × | #24 | FFFF9C _H | ICR06 | 0000B6 | |
| 8/16-bit up/down counter/ timer (ch.0, ch.1) compare/ underflow/overflow/up/down inversion | 0 | × | #25 | FFFF98⊦ | ICR07 | 0000B7 | |
| Input capture (ch.0) load | 0 | 5 | #26 | FFFF94⊦ | | | |
| Input capture (ch.1) load | 0 | 6 | #27 | FFFF90⊦ | | 000000 | |
| Output compare (ch.0) match | 0 | 8 | #28 | FFFF8CH | ICR08 | 0000B8 | |
| Output compare (ch.1) match | 0 | 9 | #29 | FFFF88⊦ | | 000000 | |
| Output compare (ch.2) match | 0 | 10 | #30 | FFFF84 _H | ICR09 | 0000B9 | |
| Output compare (ch.3) match | 0 | × | #31 | FFFF80H | | | |
| Output compare (ch.4) match | 0 | × | #32 | FFFF7CH | ICR10 | 0000BA | |
| Output compare (ch.5) match | 0 | × | #33 | FFFF78⊦ | ICR11 | 0000BE | |
| UART sending completed | 0 | 11 | #34 | FFFF74н | | | |
| 16-bit free-run timer overflow, 16-bit reload timer underflow ^{*2} | 0 | 12 | #35 | FFFF70⊦ | ICR12 | 0000BC | |
| UART receiving completed | Ø | 7 | #36 | FFFF6CH | | | |
| SIO1 (ch.0) | 0 | 13 | #37 | FFFF68⊦ | | 000005 | |
| SIO2 (ch.1) | 0 | 14 | #38 | FFFF64H | ICR13 | 0000BD | |

(Continued)

| | | Clear of | μΟΜΑΟ | Interru | ot vector | Interrupt control register | | |
|----------|--|--------------------|-------------------|---------|-----------|----------------------------|---------|--|
| ununu do | Interrupt source | El ² OS | channel number | Number | Address | Number | Address | |
| www.da | I ² C interface (MB90485B series only) | Х | × | #39 | FFFF60H | ICR14 | 0000BEн | |
| | A/D converter | 0 | 15 | #40 | FFFF5CH | | | |
| | Flash write/erase, timebase timer, watch timer *1 | Х | × | #41 | FFFF58H | ICR15 | 0000BFн | |
| | Delay interrupt generator module | Х | × | #42 | FFFF54H | | UUUUDFH | |

imes : Interrupt request flag is not cleared by the interrupt clear signal.

 \bigcirc : Interrupt request flag is cleared by the interrupt clear signal.

 \odot : Interrupt request flag is cleared by the interrupt clear signal (stop request present) .

- *1: The Flash write/erase, timebase timer, and watch timer cannot be used at the same time.
- *2: When the 16-bit reload timer underflow interrupt is changed from enable (TMCSR : INTE = 1) to disable (TMCSR : INTE = 0), disable the interrupt in the interrupt control register (ICR12 : IL2 to 0 : 111B), then set the INTE bit to 0.
- Note : If there are two interrupt sources for the same interrupt number, the resource will clear both interrupt request flags at the El²OS/ μ DMAC interrupt clear signal. Therefore if either of the two sources uses the El²OS/ μ DMAC function, the other interrupt function cannot be used. The interrupt request enable bit for the corresponding resource should be set to "0" and interrupt requests from that resource should be handled by software polling.

PERIPHERAL RESOURCES

1. I/O Ports

The I/O ports perform the functions of either sending data from the CPU to the I/O pins, or loading information www.datastfrom.the I/O into the CPU, according to the setting of the corresponding port data register (PDR). The input/ output direction of each I/O pin can be set in individual bit units by the port direction register (DDR) for each I/

O port. The MB90480B/485B series has 84 input/output pins. The I/O ports are port 0 through port A.

(1) Port Data Registers

| PDR0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|---------------|-------------------|
| Address : 000000H | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | Undefined | R/W*1 |
| PDR1 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000001н | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | Undefined | R/W*1 |
| PDR2 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000002н | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | Undefined | R/W*1 |
| PDR3 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000003н | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | Undefined | R/W*1 |
| PDR4 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000004H | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 | Undefined | R/W*1 |
| PDR5 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000005н | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | Undefined | R/W*1 |
| PDR6 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000006н | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | Undefined | R/W*1 |
| PDR7 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000007н | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 | Undefined*2 | R/W*1 |
| PDR8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000008н | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | Undefined | R/W ^{*1} |
| PDR9 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000009н | P97 | P96 | P95 | P94 | P93 | P92 | P91 | P90 | Undefined | R/W*1 |
| PDRA | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 00000Aн | _ | _ | _ | _ | PA3 | PA2 | PA1 | PA0 | Undefined | R/W*1 |

*1: The R/W indication for I/O ports is somewhat different than R/W access to memory, and involves the following operations.

• Input mode

Read : Reads the corresponding signal pin level.

Write : Writes to the output latch.

Output mode

Read : Reads the value from the data register latch.

Write : Outputs the value to the corresponding signal pin.

*2: The initial value of this bit is "11XXXXXXB" on MB90485B series.

(2) Port Direction Registers

| DDR0 | • | | | | | | | | Initial value | Access |
|-------------------------------|-------------------|-------------------|-----|-----|-----|-----|-----|-----|---------------|--------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000010н | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 | 0000000в | R/W |
| atasheet4u.com DDR1 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000011H | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | 0000000в | R/W |
| DDR2 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000012H | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | 0000000в | R/W |
| DDR3 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000013н | D37 | D36 | D35 | D34 | D33 | D32 | D31 | D30 | 0000000в | R/W |
| DDR4 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000014 _H | D47 | D46 | D45 | D44 | D43 | D42 | D41 | D40 | 0000000в | R/W |
| DDR5 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000015н | D57 | D56 | D55 | D54 | D53 | D52 | D51 | D50 | 0000000в | R/W |
| DDR6 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000016н | D67 | D66 | D65 | D64 | D63 | D62 | D61 | D60 | 0000000в | R/W |
| DDR7 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000017н | D77* ¹ | D76* ¹ | D75 | D74 | D73 | D72 | D71 | D70 | 0000000B*2 | R/W |
| DDR8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000018н | D87 | D86 | D85 | D84 | D83 | D82 | D81 | D80 | 0000000в | R/W |
| DDR9 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 000019н | D97 | D96 | D95 | D94 | D93 | D92 | D91 | D90 | 0000000в | R/W |
| DDRA | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 00001AH | _ | _ | | | DA3 | DA2 | DA1 | DA0 | 0000в | R/W |

*1 : The value is set to "-" on MB90485B series only.

*2 : The initial value of this bit is "XX000000B" on MB90485B series only.

• When a set of pins is functioning as a port, the corresponding signal pins are controlled as follows.

0 : Input mode.

- 1 : Output mode. Reset to "0".
- Notes : When any of these registers are accessed using a read-modify-write type instruction (such as a bit set instruction), the bit specified in the instruction will be set to the indicated value. However, the contents of output registers corresponding to any other bits having input settings will be rewritten to the input values of those pins at that time.

For this reason, when changing any pin that has been used for input to output, first write the desired value to the PDR register before setting the DDR register for output.

 P76, P77 (MB90485B series only) This port has no DDR. To use P77 and P76 as I²C pins, set the PDR value to "1" so that port data remains enabled (to use P77 and P76 for general purposes, disable I²C). The port is an open drain output (with no P-ch).

To use it as an input port, therefore, set the PDR to "1" to turn off the output transistor and add a pull-up resistor to the external output.

(3) Port Input Resistance Registers

| RDR0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
|-------------------|------|------|------|------|------|------|------|------|---------------|--------|
| Address : 00001CH | RD07 | RD06 | RD05 | RD04 | RD03 | RD02 | RD01 | RD00 | 0000000в | R/W |
| w.datashaet4u.com | | | | | | | | | | |
| | 1 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 00001DH | RD17 | RD16 | RD15 | RD14 | RD13 | RD12 | RD11 | RD10 | 0000000в | R/W |

These registers control the use of pull-up resistance in input mode.

0 : No pull-up resistance in input mode.

1 : With pull-up resistance in input mode.

In output mode, these registers have no function (no pull-up resistance) . Input/output mode settings are controlled by the setting of port direction (DDR) registers.

In case of a stop (SPL = 1), no pull-up resistance is applied (high impedance). Using of this function is prohibited when an external bus is used. Do not write to these registers.

(4) Port Output Pin Registers

| ODR7 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
|-------------------|--------|--------|------|------|------|------|------|------|---------------|--------|
| Address : 00001EH | OD77*1 | OD76*1 | OD75 | OD74 | OD73 | OD72 | OD71 | OD70 | 0000000в*2 | R/W |
| ODR4 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Address : 00001BH | OD47 | OD46 | OD45 | OD44 | OD43 | OD42 | OD41 | OD40 | 0000000в | R/W |
| | | | | | | | | | | |

*1 : The value is set to "-" on MB90485B series only.

*2 : The initial value of this bit is "XX000000B" on MB90485B series only.

These registers control open drain settings in output mode.

0 : Standard output port functions in output mode.

1 : Open drain output port in output mode.

In input mode, these registers have no function (Hi-Z output) . Input/output mode settings are controlled by the setting of port direction (DDR) registers. Using of this function is prohibited when an external bus is used. Do not write to these registers.

(5) Analog Input Enable Register

| ADER | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
|-------------------|------|------|------|------|------|------|------|------|---------------|--------|
| Address : 00001FH | ADE7 | ADE6 | ADE5 | ADE4 | ADE3 | ADE2 | ADE1 | ADE0 | 11111111в | R/W |

This register controls the port 6 pins as follows.

0 : Port input/output mode.

1 : Analog input mode. The default value at reset is all "1".

(6) Up/down Timer Input Enable Register

| UDER | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
|-------------------|---|---|------|------|------|------|------|------|---------------|--------|
| Address : 00000BH | _ | _ | UDE5 | UDE4 | UDE3 | UDE2 | UDE1 | UDE0 | XX000000b | R/W |

This register controls the port 3 pins as follows.

0 : Port input mode.


1 : Up/down timer input mode. The default value at reset is "0".

2. UART

The UART is a serial I/O port for asynchronous (start-stop synchronized) communication as well as CLK synchronized communication.

- www.datasheetfull@uplex double buffer
 - Transfer modes : asynchronous (start-stop synchronized) , or CLK synchronized (no start bit or stop bit) .
 - Multi-processor mode supported.
 - Embedded proprietary baud rate generator Asynchronous : 76923/38461/19230/9615/500 k/250 kbps CLK synchronized : 16 M/8 M/4 M/2 M/1 M/500 kbps
 - External clock setting available, allows use of any desired baud rate.
 - Can use internal clock feed from PPG1.
 - Data length : 7-bit (asynchronous normal mode only) or 8-bit.
 - Master/slave type communication functions (in multi-processor mode) .
 - Error detection functions (parity, framing, overrun)
 - Transfer signals are NRZ encoded.
 - µDMAC supported (for receiving/sending)

| | 15 | | | | 8 7 | | | | 0 | |
|-------------------|--------------|-----------|-----------|----------|----------|----------|-----------|----------|----------|---------------|
| asheet4u.com | | (| CDCR | | | | _ | | | |
| | | | SCR | | | | SMR | | 7 | |
| | | | SSR | | | SIDR (F | R)/SODR (| (W) | 1 | |
| | | | 8 bits — | • | • • | | 8 bits — | | • | |
| Serial mode reg | uister (SMR |) | | | | | | | | |
| | | , 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| (| 00020н | MD1 | MD0 | CS2 | CS1 | CS0 | Reserved | SCKE | SOE | |
| | | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W X | R/W 0 | R/W 0 | Initial value |
| Serial control re | gister (SCF | R) | | | | | | | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| (| 00021н | PEN | Р | SBL | CL | A/D | REC | RXE | TXE | |
| | | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | W 1 | R/W 0 | R/W 0 | Initial value |
| Serial I/O regist | er (SIDR/S | ODR) | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| (| 000022н | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| | | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | Initial value |
| Serial status reg | gister (SSR |) | | | | | | | | |
| | 00023н | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | I |
| , | JUUU23H | PE | ORE | FRE | RDRF | TDRE | BDS | RIE | TIE | |
| | | R 0 | R 0 | R 0 | R 0 | R 1 | R/W 0 | R/W 0 | R/W 0 | Initial value |
| Communication | prescaler of | control r | egister (| (CDCR) | | | | | | |
| | 00025н | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | l |
| , | 50002JH | MD | SRST | | | DIV3 | DIV2 | DIV1 | DIV0 | |
| | | R/W 0 | R/W 0 | _ | _ | R/W 0 | R/W 0 | R/W 0 | R/W 0 | Initial value |



3. Expanded I/O Serial Interface

The expanded I/O serial interface is an 8-bit × 1-channel serial I/O interface for clock synchronized data transfer. A selection of LSB-first or MSB-first data transfer is provided.


There are two serial I/O operation modes.

- Internal shift clock mode : Data transfer is synchronized with the internal clock signal.
- External shift clock mode : Data transfer is synchronized with a clock signal input from the external clock signal pin (SCK). In this mode the general-purpose port that shares the external clock signal pin (SCK) can be used for transfer according to CPU instructions.

| Serial mode control status | s register | r 0/1 (SN | ACS0, S | SMCS1) | | | | | |
|------------------------------|------------|-----------|---------|--------|-------|------|------|------|----------------------|
| Address : 000027н | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| Address : 000027н 00002Вн | SMD2 | SMD1 | SMD0 | SIE | SIR | BUSY | STOP | STRT | 0000010 _в |
| | R/W | R/W | R/W | R/W | R/W | R | R/W | R/W | |
| Address : 000026⊦ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 00002Aн | - | — | — | | MODE | BDS | SOE | SCOE | 0000в |
| | _ | _ | | | R/W | R/W | R/W | R/W | |
| Serial data register 0/1 (S | DR0, SE | DR1) | | | | | | | |
| Address L00000 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Address : 000028н 00002Сн | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | XXXXXXXXB |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Communication prescale | control | register | 0/1 (SD | CR0, S | DCR1) | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Address : 000029н 00002Dн | MD | | — | | DIV3 | DIV2 | DIV1 | DIV0 | 00000в |
| | R/W | | — | | R/W | R/W | R/W | R/W | |
| | | | | | | | | | |

(2) Block Diagram

www.datasheet4u.com



4. 8/10-bit A/D Converter

The A/D converter converts analog input voltage to digital values, and provides the following features.

- Conversion time : minimum 3.68 µs per channel
- www.datashee (92° machine cycles at 25 MHz machine clock, including sampling time)
 - Sampling time : minimum 1.92 μs per channel (48 machine cycles at 25 MHz machine clock)
 - RC sequential comparison conversion method, with sample & hold circuit.
 - 8-bit or 10-bit resolution
 - Analog input selection of 8 channels

Single conversion mode : Conversion from one selected channel.


Scan conversion mode : Conversion from multiple consecutive channels, programmable selection of up to 8 channels.

Continuous conversion mode : Repeated conversion of specified channels.

Stop conversion mode : Conversion from one channel followed by a pause until the next activation allows to synchronize with conversion start.

- At the end of A/D conversion, an A/D conversion completed interrupt request can be generated to the CPU. The interrupt can be used activate the μDMAC in order to transfer the results of A/D conversion to memory for efficient continuous processing.
- The starting factor conversion may be selected from software, external trigger (falling edge), or timer (rising edge).

| ADCS1 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------------------|----------|----------|----------|----------|----------|----------|----------|----------|-----------------------------------|
| Address : 000046н | MD1 | MD0 | ANS2 | ANS1 | ANS0 | ANE2 | ANE1 | ANE0 | |
| | 0 R/W | ←Initial value ←Bit attributes |
| ADCS2 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Address : 000047н | BUSY | INT | INTE | PAUS | STS1 | STS0 | STRT | Reserved | |
| | 0 R/W | 0 R/W | 0 R/W | 0 R/W | 0 R/W | 0 R/W | 0 W | 0 R/W | ←Initial value ←Bit attributes |
| DCR2, ADCR1 (Data | register |) | | | | | | | |
| ADCR1 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Address : 000048н | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| | X R | ←Initial value ←Bit attributes |
| ADCR2 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Address : 000049H | S10 | ST1 | ST0 | CT1 | CT0 | _ | D9 | D8 | |
| | 0 W | 0 W | 0 W | 0 W | 0 W | X | X | X | ←Initial value ←Bit attributes |



5. 8/16-bit PPG


The 8/16-bit PPG is an 8-bit reload timer module that produces a PPG output using a pulse from the timer operation. Hardware resources include 6 × 8-bit down counters, 12 × 8-bit reload timers, 3 × 16-bit control www.datashregisters, 6 × external pulse output pins, and 6 × interrupt outputs. Note that MB90480B/485B series has six channels for 8-bit PPG use, which can also be combined as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5 to operate as a three-channel 16-bit PPG. The following is a summary of functions.

- 8-bit PPG output 6-channel independent mode : Provides PPG output operation on six independent channels.
- 16-bit PPG output operation mode : Provides 16-bit PPG output on three channels. The six original channels are used in combination as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5.
- 8+8-bit PPG output operation mode : Output from PPG0 (PPG2/PPG4) is used as clock input to PPG1 (PPG3/ PPG5) to provide to 8-bit PPG output at any desired period length.
- PPG output operation : Produces pulse waves at any desired period and duty ratio. The PPG module can also be used with external circuits as a D/A converter.


| | 7 | 6 | i0/PPG2 | 4 | 0 | 2 | 4 | 0 | |
|--|-----------------------------------|----------------------|----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------------------|
| 00003Ан | 7 PEN0 | 6 | 5 PE00 | 4 PIE0 | 3 PUF0 | | 1 | 0 Reserved | |
| 00003Cн 00003Eн | R/W 0 | x | R/W 0 | R/W 0 | R/W 0 | x | x | 1 | Read/write Initial value |
| PGC1/PPG | C3/PPGC | 5 (PPG | 1/PPG3 | B/PPG5 | operatio | on mode | e control | register) | |
| 00003Вн | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| 00003Dн 00003Dн | PEN1 | — | PE10 | PIE1 | PUF1 | MD1 | MD0 | Reserved | |
| 00003Fн | R/W 0 | x | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | 1 | Read/write Initial value |
| PG01/PPG | 23/PPG45 | 5 (PPG(|) to PPC | 35 outpu | ut contro | l registe | er) | | |
| 000040н | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 000040н 000042н | PCS2 | PCS1 | PCS0 | PCM2 | PCM1 | PCM0 | Reserved | Reserved | |
| 000044н | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | Read/write Initial value |
| | | | | | | | | | |
| PPLL0 to PP | LL5 (Relo | ad regi | ster L) | | | | | | |
| 00002Eн | LL5 (Relo | ad regi | ster L) 5 | 4 | 3 | 2 | 1 | 0 | |
| 00002Eн 000030н | • | 0 | , | 4 D04 | 3 D03 | 2 D02 | 1 D01 | 0 D00 | |
| 00002Eн | 7 | 6 | 5 | | | | | | Read/write Initial value |
| 00002Ен 000030н 000032н 000034н 000036н 000038н РРLH0 to PP | 7 D07 R/W X | 6 D06 R/W X | 5 D05 R/W X | D04 R/W | D03 R/W | D02 R/W | D01 R/W | D00 R/W | |
| 00002Eн 000030н 000032н 000034н 000036н 000038н PPLH0 to PP 00002Fн | 7 D07 R/W X | 6 D06 R/W X | 5 D05 R/W X | D04 R/W | D03 R/W | D02 R/W | D01 R/W | D00 R/W | |
| 00002Ен 000030н 000032н 000034н 000036н 000038н РРLH0 to PP | 7 D07 R/W X PLH5 (Rel | 6 D06 R/W X | 5 D05 R/W X | D04 R/W X | D03 R/W X | D02 R/W X | D01 R/W X | D00 R/W X | |

(2) Block Diagram

•8-bit PPG ch.0/2/4 block Diagram



• 8-bit PPG ch.1/3/5 Block Diagram



6. 8/16-bit up/down Counter/Timer

8/16-bit up/down counter/timer consists of up/down counter/timer circuits including six event input pins, two www.datash8-bit/up/down counters, two 8-bit reload/compare registers, as well as the related control circuits.

(1) Principal Functions

- 8-bit count register enables counting in the range 0 to 256.
 - (In 16-bit \times 1 mode, counting is enabled in the range 0 to 65535)
- Count clock selection provides four count modes.
- Count modes _____ Timer mode

— Up/down count mode

— Phase differential down count mode (imes 2)

- Phase differential down count mode (\times 8)
- In timer mode, there is a choice of two internal count clock signals.

Count clock _____ 125 ns (8 MHz : × 2)

(at 16 MHz operation) $1.5 \ \mu s$ (2 MHz : $\times 8$)

• In up/down count mode, there is a choice of trigger edge detection for the input signal from external pins.

Edge detection — Falling edge detection

Rising edge detection

----- Both rising/falling edge detection

- In phase differential count mode, to handle encoder counting for motors, the encoder A-phase, B-phase, and Z-phase are each input, enabling easy and highly accurate counting of angle of rotation, speed of rotation, etc.
- The ZIN pin provides a selection of two functions.

ZIN pin _____ Counter clear function

——Gate functions

• A compare function and reload function are provided, each for use separately or in combination. Both functions can be activated together for up/down counting in any desired bandwidth.


Compare/reload function _____ Compare function (output interrupt at compare events)

- Compare function (output interrupt and clear counter at compare events)
- —— Reload function (output interrupt and reload at underflow events)
- ----- Compare/reload function

(output interrupt and clear counter at compare events, output interrupt and reload at underflow events)

- ----- Compare/reload disabled
- Individual control over interrupts at compare, reload (underflow) and overflow events.
- Count direction flag enables identification of the last previous count direction.
- Interrupt generated when count direction changes.

| | 15 | | | | 87 | | | | 0 | |
|----------------------------|----------------------|---|-----------|-----------|-----------|-----------|-----------|-----------|-----------|---------------------------|
| | | l | UDCR1 | | | | UDCR0 | | | |
| asheet4u.com | | | RCR1 | | | | RCR0 | | | |
| | | Rese | erved ar | ea | | | CSR0 | | | |
| | | | CCRH0 | | | | CCRL0 | | | |
| | | Rese | erved ar | ea | | | CSR1 | | | |
| | | | CCRH1 | | | | CCRL1 | | | |
| | - | | - 8-bit — | | | | - 8-bit | | → | |
| CCRH0 (Counter (| I Control F | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | High ch | 0) | I | | | | I | |
| | Johnorr | 15 | 14 | .0) 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| Address : 0 | 0006Dн | M16E | CDCF | CFIE | CLKS | CMS1 | CMS0 | CES1 | CES0 | 0000000в |
| | | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| CCRH1 (Counter (| Control F | Register | High ch | .1) | | | | | | |
| | 00074 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| Address : 0 | 00071н | — | CDCF | CFIE | CLKS | CMS1 | CMS0 | CES1 | CES0 | -0000000в |
| | . | _ | R/W | |
| CCRL0/1 (Counter | ^c Control | Ū | | | , | - | | | | Initial value |
| Address : 0 | | 7 UDMS | 6 CTUT | 5 UCRE | 4 RLDE | 3 UDCC | 2 CGSC | 1 CGE1 | 0 CGE0 | 0X00X000 |
| Address : 0 | 00070н | B/W | W | R/W | R/W | W | R/W | R/W | R/W | |
| CSR0/1 (Counter S | Status R | | | | 10,00 | •• | 10,00 | 10,00 | 10,00 | |
| | | 7 | 6 | , 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address : 0 Address : 0 | | CSTR | CITE | UDIE | CMPF | OVFF | UDFF | UDF1 | UDF0 | 0000000в |
| | | R/W | R/W | R/W | R/W | R/W | R/W | R | R | |
| UDCR0/1 (Up Dov | n Count | Registe | er ch.0/c | :h.1) | | | | | | |
| Address : 0 | 00069 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value 0000000₀ |
| Aug 235 . U | 00003H | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | |
| | | R | R | R | R | R | R | R | R | |
| • • • • | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address : 0 | 00068 н | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 | 0000000в |
| | | R | R | R | R | R | R | R | R | |
| RCR0/1 (Reload/C | ompare | 0 | | , | | | | | | Initial value |
| Address : (|)0006B⊦ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 00000000B |
| , | | | D16 | D15 | D14 | D13 | D12 | D11 | D10 | |
| | | W | W | W | W | W | W | W | W | |
| A | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address : (| ΙΟΟΟΡΆ Η | 007 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |] 0000000 _В |
| | | W | W | W | W | W | W | W | W | |




7. DTP/External Interrupt

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F²MC-16LX CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the www.datashrequests to the F²MC-16LX CPU to activate the extended intelligent µDMAC or interrupt processing.

(1) Detailed Register Descriptions

| Interrupt/DTP Enable Regi | ster (El | NIR : En | able Int | errupt F | Request | Registe | er) | | |
|-----------------------------|-----------|----------|----------|----------|----------|-----------------------|------|-----|---------------|
| ENIR | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address : 00000CH | EN7 | EN6 | EN5 | EN4 | EN3 | EN2 | EN1 | EN0 | 0000000в |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Interrupt/DTP Source Reg | ister (El | IRR : Ex | ternal I | nterrupt | Reques | st Regis ⁻ | ter) | | |
| EIRR | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| Address : 00000Dн | ER7 | ER6 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 | XXXXXXXXB |
| _ | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Interrupt Level Setting Rec | gister (E | ELVR : E | xternal | Level R | egister) | | | | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address : 00000EH | LB3 | LA3 | LB2 | LA2 | LB1 | LA1 | LB0 | LA0 | 0000000в |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| Address : 00000FH | LB7 | LA7 | LB6 | LA6 | LB5 | LA5 | LB4 | LA4 | 0000000в |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | - |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |




8. 16-bit Input/Output Timer

The 16-bit input/output timer module is composed of one 16-bit free-run timer, six output compare and two input capture modules. These functions can be used to output six independent wave form based on the 16-bit freewww.datashunttimer, enabling input pulse width measurement and external clock frequency measurement.

| Register List | | | |
|--|----------------|----------|---------------------------------------|
| • 16-bit free-run timer | | | |
| _15 | | 0 | |
| 000066/67н | CPCLR | | Compare-clear register |
| 000062/63н | TCDT | | Timer counter data register |
| 000064/65н | TCCS | | Timer counter control status register |
| • 16-bit output compare | | | |
| 15 | | | 0 |
| 00004A/4C/4E/50/52/54н 00004B/4D/4F/51/53/55н | OCCP0 to OCCP5 | | Output compare registers |
| 000056/58/5Ан 000057/59/5Вн | OCS1/3/5 (| OCS0/2/4 | Output compare control registers |
| • 16-bit input capture | | | |
| _15 | | | 0 |
| 00005C/5Eн 00005D/5Fн | IPCP0, IPCP1 | | Input capture data registers |
| 000060н | | ICS01 | Input capture control status register |

• Block Diagram



(1) 16-bit Free Run Timer

The 16-bit free-run timer is composed of a 16-bit up-down counter and control status register.


The counter value of this timer is used as the base timer for the input capture and output compare.

- www.datasheeThecounter operation provides a choice of eight clock types.
 - A counter overflow interrupt can be produced.
 - A mode setting is available to initialize the counter value whenever the output compare value matches the value in the compare clear register.

• Register List

| Compare clear register (| CPCLR) | | | | | | | | |
|---------------------------|-----------|----------|-------|-------|------|-------|-------|------|---------------|
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| 000067н | CL15 | CL14 | CL13 | CL12 | CL11 | CL10 | CL09 | CL08 | XXXXXXXXB |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | | | | | | | | | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| 000066н | , CL07 | CL06 | CL05 | CL04 | CL03 | CL02 | CL01 | CL00 | XXXXXXXXB |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | | | | | | | | | |
| Timer counter data regis | | | | | | | | | Initial value |
| 000063н | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 0000000в |
| 000003H | T15 | T14 | T13 | T12 | T11 | T10 | T09 | T08 | 00000008 |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | | | | | | | | | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| 000062н | T07 | T06 | T05 | T04 | T03 | T02 | T01 | Т00 | 0000000в |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | 1 |
| Timer counter control sta | tus rogi | etor (TC | (20) | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| 000065н | ECKE | 14 | 13 | MSI2 | MSI1 | MSIO | ICLR | ICRE | 000000в |
| | R/W | R/W | B/W | R/W | R/W | R/W | R/W | R/W | J |
| | H/ VV | H/VV | H/ VV | H/ VV | H/VV | H/ VV | H/ VV | H/VV | |
| | | | | | | | | | |
| 000004 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| 000064н | IVF | IVFE | STOP | MODE | SCLR | CLK2 | CLK1 | CLK0 | 0000000в |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | | | | | | | | | |

Block Diagram



(2) Output Compare


The output compare module is composed of a 16-bit compare register, compare output pin unit, and control register. When the value in the compare register in this module matches the 16-bit free-run timer, the pin output www.datasilevels.can be inverted and an interrupt generated.

- There are six compare registers in all, each operating independently. A setting is available to allow two compare registers to be used to control output.
- Interrupts can be set in terms of compare match events.

• Register List

| | 15 | 14 | CP5) 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
|---|----------|-------|------------|-------|------|------|------|------|----------------|
| 00004Bн | C15 | C14 | C13 | C12 | C11 | C10 | C09 | C08 | 0000000в |
| 00004Dн 00004Fн 000051н 000053н 000055н | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| 00004Ан | C07 | C06 | C05 | C04 | C03 | C02 | C01 | C00 | 0000000в |
| 00004Сн 00004Ен 000050н 000052н 000054н | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Output compare control re | gisters | (OCS1 | /OCS3/0 | DCS5) | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| 000057н 000057 | _ | _ | _ | CMOD | OTE1 | OTE0 | OTD1 | OTD0 | 00000в |
| 000059н 00005Вн | | · | · | R/W | R/W | R/W | R/W | R/W | |
| Output compare control re | egisters | (OCS0 | /OCS2/0 | OCS4) | | | | | |
| _ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial values |
| 000056н 000058н | ICP1 | ICP0 | ICE1 | ICE0 | | | CST1 | CST0 | 000000в |
| 000058н - 00005Ан | R/W | R/W | R/W | R/W | | _ | R/W | R/W | |

• Block Diagram




(3) Input Capture


The input capture module performs the functions of detecting the rising edge, falling edge, or both edges of signal input from external circuits, and saving the 16-bit free-run timer value at that moment to a register. An www.datashinterrupt.can also be generated at the instant of edge detection.

The input capture module consists of input capture registers and a control register. Each input capture module has its own external input pin.

- Selection of three types of valid edge for external input signals. Rising edge, falling edge, both edges.
- An interrupt can be generated when a valid edge is detected in the external input signal.
- Register List



· Block Diagram





9. I²C Interface (MB90485B series only)

The I²C interface is a serial I/O port supporting the Inter IC BUS. Serves as a master/slave device on the I²C bus. The I²C interface has the following functions.

www.datasheet4ueCMaster/slave transmit/receive

- Arbitration function
- Clock synchronization
- Slave address/general call address detection function
- Forwarding direction detection function
- Start condition repeated generation and detection
- Bus error detection function






10. 16-bit Reload Timer

The 16-bit reload timer provides a choice of functions, including internal clock signals that count down in synchronization with three types of internal clock, as well as an event count mode that counts down at specified www.datashedge detection events in pulse signals input from external pins. This timer defines an underflow as a change in count value from 0000_H to FFFF_H. Thus an underflow will occur when counting from the value "reload register setting value + 1". The choice of counting operations includes reload mode, in which the count setting values is reloaded and counting continues following an underflow event, and one-shot mode, in which an underflow event causes counting to stop. An interrupt can be generated at counter underflow, and the timer is DTC compatible.


| • TMCSR (Tim Timer control state | | | - | , | | | | | |
|---|-----------|-----------|----------|----------|----------|----------|----------|----------|-----------------------------|
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| 0000CBн | _ | _ | _ | | CSL1 | CSL0 | MOD2 | MOD1 | |
| | | | _ | _ | R/W 0 | R/W 0 | R/W 0 | R/W 0 | Read/Write Initial value |
| Timer control statu | us regist | ter (low) | (TMC | SR) | | | | | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 0000CAн | MOD0 | OUTE | OUTL | RELD | INTE | UF | CNTE | TRG | |
| | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | Read/Write Initial value |
| 16-bit timer re TMR/TMRLR (high | - | 16-bit re | load re | gister | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| 0000CDн | D15 | D14 | D13 | D12 | D11 | D10 | D09 | D08 | |
| | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | Read/Write Initial value |
| TMR/TMRLR (low | ') | | | | | | | | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 0000CCн | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 | |
| | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | R/W X | Read/Write Initial value |
| | | | | | | | | | |




11. μPG Timer (MB90485B series only)

The µPG timer performs pulse output in response to the external input.

www.dat(1) Register List





12. PWC Timer (MB90485B series only)

The PWC timer is a 16-bit multifunction up-count timer capable of measuring the pulse width of the input signal. A total of three channels are provided, each consisting of a 16-bit up-count timer, an input pulse divider & divide www.datashatio control register, a measurement input pin, and a 16-bit control register. These components provide the following functions.


Timer function : • Capable of generating an interrupt request at fixed intervals specified.

• The internal clock used as the reference clock can be selected from among three types.

Pulse width measurement function : • Measures the time between arbitrary events based on external pulse inputs.

- The internal clock used as the reference clock can be selected from among three types.
- Measurement modes
 - "H" pulse width (\uparrow to \downarrow) /"L" pulse width (\uparrow to \downarrow)
 - Rising cycle (\uparrow to \uparrow) /Falling cycle (\downarrow to \downarrow)
 - Measurement between edges (\uparrow or \downarrow to \downarrow or \uparrow)
- The 8-bit input divider can be used for division measurement by dividing the input pulse by $22 \times n$ (n = 1, 2, 3, 4).
- An interrupt can be generated upon completion of measurement.
- One-time measurement or fast measurement can be selected.


| ww.datasheet4u.com 000077н 00007Вн 00007Fн PWC control/status reg | 15 STRT R/W | 14 STOP R/W | 13 EDIR R | 12 EDIE R/W | 11 OVIR | 10 OVIE | 9 | 8 | Initial value 0000000X₀ |
|---|-------------------|-------------------|-----------------|-------------------|------------|------------|------|----------|----------------------------|
| PWC control/status reg | | R/W | R | R/W | | | | Reserved | |
| | jisters (P | | | | R/W | R/W | R | _ | |
| | | WCSR | l0 to P | WCSR | 2) | | | | Initial value |
| 000076н | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 00000000в |
| 00007Ан 00007Ен | CKS1 | CKS0 | PIS1 | PIS0 | S/C | MOD2 | | MOD0 | |
| 00007 EH | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| PWC data buffer regist | ers (PW | CR0 to | PWCF | R2) | | | | | Initial value |
| 000079н | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 0000000B |
| 00007DH | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | |
| 000081H | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| PWC data buffer regist | ers (PW | CR0 to | PWCF | R2) | | | | | |
| 000078 _H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| 00007Сн | D7 | D6 | D5 | D4 | D3 | _ D2 | D1 | D0 | 0000000в |
| 000080н | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Dividing ratio control re | gisters (| DIVR0 | to DIV | R2) | | | | | Initial value |
| 000082н | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 00B |
| 000084н | - | - | _ | - | - | - | DIV1 | DIV0 | 006 |
| 000086н | - | - | - | - | _ | - | R/W | R/W | |




13. Watch Timer

The watch timer is a 15-bit timer using the sub clock. This circuit can generate interrupts at predetermined intervals. Also a setting is available to enable it to be used as the clock source for the watchdog timer.

(1) Register List







14. Watchdog timer

The watchdog timer is a 2-bit counter that uses the output from the timebase timer or watch timer as a count clock signal, and will reset the CPU if not cleared within a predetermined time interval after it is activated.

(1) Register List







15. Timebase Timer

The timebase timer is an 18-bit free run counter (timebase counter) that counts up in synchronization with the internal count clock signal (base oscillator × 2), and functions as an interval timer with a choice of four types of www.datashtime/intervals. Other functions provided by this module include timer output for the oscillator stabilization wait period, and operating clock signal feed for other timer circuits such as the watchdog timer.

(1) Register List







16. Clock

The clock generator module controls the operation of the internal clock circuits that serve as the operating clock for the CPU and peripheral devices. This internal clock is referred to as the machine clock, and one cycle is referred www.dato.as.a.machine cycle. Also, the clock signals from the base oscillator are called the oscillator clock, and those from the PLL oscillator are called the PLL clock.

| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|------------------|----------|--------|----------|----------|----------|----------|----------|----------|-----------------------------|
| 0000A1 н | SCM | МСМ | WS1 | WS0 | SCS | MCS | CS1 | CS0 | |
| | R 1 | R 1 | R/W 1 | R/W 1 | R/W 1 | R/W 1 | R/W 0 | R/W 0 | Read/write Initial value |
| LL output select | register | PLLO | S) | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| 0000CFн | — | — | _ | _ | — | — | — | PLL2 | |
| | | _ | | _ | _ | _ | W X | W 0 | Read/write Initial value |



(3) Clock Feed Map




17. Low-power Consumption Mode

The MB90480B/485B series uses operating clock selection and clock operation controls to provide the following CPU operating modes :


www.datasheet4u.com

- Clock modes
 - (PLL clock mode, main clock mode, sub clock mode)
- CPU intermittent operating modes
 - (PLL clock intermittent mode, main clock intermittent mode, sub clock intermittent mode)
- · Standby modes
 - (Sleep mode, timebase timer mode, stop mode, watch mode)

| ow-power consu | Imption r | node co | ontrol re | gister (L | PMCR) | | | | |
|----------------|-----------|---------|-----------|-----------|-------|-----|-----|----------|---------------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 0000А0н | STP | SLP | SPL | RST | TMD | CG1 | CG0 | Reserved | |
| | W | W | R/W | W | R/W | R/W | R/W | R/W | Read/write |
| | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Initial value |
| | | | | | | | | | |




(3) Status Transition Chart




18. External Bus Pin Control Circuit

The external bus pin control circuit controls the external bus pins used to expand the CPU address/data bus connections to external circuits.

(1) Register List



(2) Block Diagram



19. Chip Select Function Description


The chip select module generates a chip select signals, which are used to facilitate connections to external memory devices. The MB90480B/485B series has four chip select output pins, each having a chip select area www.datashregister setting that specifies the corresponding hardware area and select signal that is output when access to the corresponding external address is detected.

• Chip select function features


The chip select function uses two 8-bit registers for each output pin. One of these registers (CARx) is able to detect memory areas in 64 Kbytes units by specifying the upper 8-bit of the address for match detection. The other register (CMRx) can be used to expand the detection area beyond 64 Kbytes by masking bits for match detection.

Note that during external bus holds, the CS output is set to high impedance.

(1) Register List




(2) Block Diagram




20. ROM Mirror Function Select Module

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

(1) Register List



(2) Block Diagram





Note : Do not access ROM mirror function selection register (ROMM) on using the area of address 004000^H to 00FFFF_H (008000^H to 00FFFF_H) .

21. Interrupt Controller

The interrupt control register is built in interrupt controller, and is supported for all I/O of interrupt function. This register sets corresponding peripheral interrupt level. www.datasheet4u.com







22. μ**DMAC**


The μ DMAC is a simplified DMA module with functions equivalent to El²OS. The μ DMAC has 16 DMA data transfer channels, and provides the following functions.

www.datasheeAutomatic data transfer between peripheral resources (I/O) and memory.

- CPU program execution stops during DMA operation.
- Incremental addressing for transfer source and destination can be turned on/off.
- DMA transfer control from the μDMAC enable register, μDMAC stop status register, μDMAC status register, and descriptor.
- Stop requests from resources can stop DMA transfer.
- When DMA transfer is completed, the µDMAC status register sets a flag in the bit for the corresponding channel on which transfer was completed, and outputs a completion interrupt to the interrupt controller.

| Register List | | | | | | | | | | |
|---------------------|-------------------|------|------|------|------|------|------|------|------|----------------------------|
| µDMAC enable r | egister | | | | | | | | | le Halles also |
| | : 0000ADн | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value 0000000₀ |
| DENN | . 0000ADH | EN15 | EN14 | EN13 | EN12 | EN11 | EN10 | EN9 | EN8 | 0000000B |
| | | R/W | |
| $\mu DMAC$ enable r | egister | | | | | | | | | |
| | 000040 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| DERL | : 0000ACн | EN7 | EN6 | EN5 | EN4 | EN3 | EN2 | EN1 | EN0 | 0000000в |
| | | R/W | |
| µDMAC stop stat | tus register | | | | | | | | | |
| Deep | : 0000А4 н | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value 00000000₀ |
| DSSR | . 0000A4H | STP7 | STP6 | STP5 | STP4 | STP3 | STP2 | STP1 | STP0 | |
| | | R/W | |
| μDMAC status re | egister | | | | | | | | | |
| DODU | . 000000 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value |
| DSRH | : 00009Dн | DE15 | DE14 | DE13 | DE12 | DE11 | DE10 | DE9 | DE8 | 0000000в |
| | | R/W | |
| µDMAC status re | egister | | | | | | | | | |
| 505 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| DSRL | : 00009Сн | DE7 | DE6 | DE5 | DE4 | DE3 | DE2 | DE1 | DE0 | 0000000в |
| | | R/W | I |

(1) Register List




23. Address Match Detection Function


When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01_H). As a result, when the CPU executes a set instruction, www.datashthe4INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.

Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.

(1) Register List



(2) Block Diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

| tasheet4u.com Parameter | Symbol | Ra | ting | Unit | Remarks |
|--|---------|-----------|-----------|------|------------|
| tasheet4u.com Parameter | Symbol | Min | Max | Onit | nemarks |
| | Vcc3 | Vss - 0.3 | Vss + 4.0 | V | |
| | Vcc5 | Vss - 0.3 | Vss + 7.0 | V | |
| Power supply voltage*1 | AVcc | Vss - 0.3 | Vss + 4.0 | V | *2 |
| | AVRH | Vss - 0.3 | Vss + 4.0 | V | *2 |
| Input voltage*1 | Vı | Vss - 0.3 | Vss + 4.0 | V | *3 |
| input voltage | VI | Vss - 0.3 | Vss + 7.0 | V | *3, *8, *9 |
| | M | Vss - 0.3 | Vss + 4.0 | V | *3 |
| Output voltage*1 | Vo | Vss - 0.3 | Vss + 7.0 | V | *3, *8, *9 |
| Maximum clamp current | | -2.0 | +2.0 | mA | *7 |
| Total maximum clamp current | ΣICLAMP | | 20 | mA | *7 |
| "L" level maximum output current | lol | | 10 | mA | *4 |
| "L" level average output current | Iolav | | 3 | mA | *5 |
| "L" level maximum total output current | ΣΙοι | | 60 | mA | |
| "L" level total average output current | ΣΙοιαν | | 30 | mA | *6 |
| "H" level maximum output current | Іон | | -10 | mA | *4 |
| "H" level average output current | Іонач | | -3 | mA | *5 |
| "H" level maximum total output current | ΣІон | | -60 | mA | |
| "H" level total average output current | ΣΙοήαν | | -30 | mA | *6 |
| Power consumption | PD | | 320 | mW | |
| Operating temperature | TA | -40 | +85 | °C | |
| Storage temperature | Tstg | -55 | +150 | °C | |


*1 : This parameter is based on $V_{SS} = AV_{SS} = 0.0 V$.

- *2 : AVcc and AVRH must not exceed Vcc. Also, AVRH must not exceed AVcc.
- *3 : VI and V0 must not exceed Vcc + 0.3 V. However, if the maximum current to/from and input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.
- *4 : Maximum output current is defined as the peak value for one of the corresponding pins.
- *5 : Average output current is defined as the average current flow in a 100 ms interval at one of the corresponding pins.
- *6 : Average total output current is defined as the average current flow in a 100 ms interval at all corresponding pins.
- *7 : Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA3
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

(Continued)

(Continued)

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- www.datashe@Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
 - Sample recommended circuits:



*8: MB90485B series only

P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin. P76 and P77 is N-ch open drain pin.

- *9 : As for P76 and P77 (N-ch open drain pin), even if using at 3 V simplicity ($V_{CC}3 = V_{CC}5$), the ratings are applied.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

| Baramatar | Symbol | Va | lue | Unit | Remarks |
|-------------------------------|--------|-----------------------|-----------|------|--|
| datasheet4u. Barameter | Symbol | Min | Max | Unit | nemarks |
| | Vcc3 | 2.7 | 3.6 | V | During normal operation |
| Power europy veltage | VCCO | 1.8 | 3.6 | V | To maintain RAM state in stop mode |
| Power supply voltage | Vcc5 | 2.7 | 5.5 | V | During normal operation* |
| | V (CC) | 1.8 | 5.5 | V | To maintain RAM state in stop mode* |
| | Vін | 0.7 Vcc | Vcc + 0.3 | V | All pins other than VIH2, VIHS, VIHM and VIHX |
| "H" level input voltage | VIH2 | 0.7 Vcc | Vss + 5.8 | V | MB90485B series only P76, P77 pins (N-ch open drain pins) |
| | VIHS | 0.8 Vcc | Vcc + 0.3 | V | Hysteresis input pins |
| | Vінм | V cc - 0.3 | Vcc + 0.3 | V | MD pin input |
| | VIHX | 0.8 Vcc | Vcc + 0.3 | V | X0A pin, X1A pin |
| | VIL | $V_{\text{SS}}-0.3$ | 0.3 Vcc | V | All pins other than V_{ILS} , V_{ILM} and V_{ILX} |
| "L" level input voltage | VILS | $V_{\text{SS}} - 0.3$ | 0.2 Vcc | V | Hysteresis input pins |
| | VILM | Vss - 0.3 | Vss + 0.3 | V | MD pin input |
| | VILX | $V_{\text{SS}}-0.3$ | 0.1 | V | X0A pin, X1A pin |
| Operating temperature | TA | -40 | +85 | °C | |

*: MB90485B series only

P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

w w

| $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.$ | .0 V, $T_A = -40 ^{\circ}C$ to +85 $^{\circ}C$) |
|---|--|
|---|--|

| Demonster | O | D: | O on dition | V | alue | | 11 | |
|------------------------------|-------------|---------------------------------------|--|--------------|------|-----|------|------------------------------|
| d Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit | Remarks |
| "H" level | Vон | All output | Vcc = 2.7 V, Іон = -1.6 mA | Vcc3-0.3 | | | V | |
| output voltage | V ОН | pins | Vcc = 4.5 V, Іон = -4.0 mA | V cc 5 - 0.5 | | | V | At using 5 V power supply |
| "L" level | Vol | All output | $V_{CC} = 2.7 \text{ V},$ $I_{OL} = 2.0 \text{ mA}$ | — | | 0.4 | V | |
| output voltage | VOL | pins | Vcc = 4.5 V, Іон = 4.0 mA | | | 0.4 | V | At using 5 V power supply |
| Input leakage current | lı∟ | All input pins | Vcc = 3.3 V, Vss < Vi < Vcc | -10 | | +10 | μA | |
| Pull-up resistance | Rpull | | $V_{CC} = 3.0 V,$ at $T_A = +25 \ ^{\circ}C$ | 20 | 53 | 200 | kΩ | |
| Open drain output current | lleak | P40 to P47, P70 to P77 | | — | 0.1 | 10 | μA | |
| | lcc | | At $V_{CC} = 3.3 V$, internal 25 MHz operation, normal operation | | 45 | 60 | mA | |
| | | | At $V_{CC} = 3.3 V$, internal 25 MHz operation, Flash programming | | 55 | 70 | mA | |
| | lccs | | At $V_{CC} = 3.3$ V, internal 25 MHz operation, sleep mode | | 17 | 35 | mA | |
| Power supply current | lcc⊾ | | At V _{cc} = 3.3 V, external 32 kHz, internal 8 kHz operation, sub clock operation $(T_A = +25 \ ^{\circ}C)$ | _ | 15 | 140 | μA | |
| | Ісст | | At Vcc = 3.3 V, external 32 kHz, internal 8 kHz operation, watch mode (T _A = +25 °C) | | 1.8 | 40 | μA | |
| | Іссн | | $T_A = +25 \ ^\circ C$, stop mode, At Vcc = 3.3 V | — | 0.8 | 40 | μA | |
| Input capacitance | CIN | Other than AVcc, AVss, Vcc, Vss | _ | — | 5 | 15 | pF | |

Notes :• MB90485B series only

- P40 to P47 and P70 to P77 are N-ch open drain pins with control, which are usually used as CMOS.
- P76 and P77 are open drain pins without P-ch.
- For use as a single 3 V power supply products, set $V_{CC} = V_{CC}3 = V_{CC}5$.
- When the device is used with dual power supplies, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 serve as 5 V pins while the other pins serve as 3 V I/O pins.

4. AC Characteristics


(1) Clock Timing


(Vss = 0.0 V, T_A = -40 °C to +85 °C)


| Parameter | Sym- | Pin name | Condi- | | Value | | Unit | Remarks | | |
|-----------------------------|------------------------|----------|--------|------|--------|------|------|-----------------------------|--|------------------|
| Parameter | bol | Pin name | tion | Min | Тур | Max | Unit | neillaiks | | |
| | | | | 3 | | 25 | | External crystal oscillator | | |
| | | | | 3 | | 50 | | External clock in | | |
| | | | | | | 4 | | 25 | | 1 multiplied PLL |
| . | Fсн | X0, X1 | _ | 3 | | 12.5 | MHz | 2 multiplied PLL | | |
| Clock frequency | | | _ | 3 | | 6.66 | | 3 multiplied PLL | | |
| | | | _ | 3 | | 6.25 | | 4 multiplied PLL | | |
| | | | _ | 3 | | 4.16 | | 6 multiplied PLL | | |
| | | | _ | 3 | | 3.12 | | 8 multiplied PLL | | |
| | Fc∟ | X0A, X1A | _ | _ | 32.768 | | kHz | | | |
| Clock cycle time | tc | X0, X1 | _ | 20 | | 333 | ns | *1 | | |
| | tc∟ | X0A, X1A | | | 30.5 | | μs | | | |
| Input clock pulse width | Р _{wн} Рw∟ | X0 | | 5 | | _ | ns | | | |
| Input clock pulse width | Pwlh Pwll | X0A | | | 15.2 | | μs | *2 | | |
| Input clock rise, fall time | tcr tcf | X0 | | | | 5 | ns | With external clo | | |
| Internal operating clock | fсР | | | 1.5 | | 25 | MHz | *1 | | |
| frequency | fcpl | | | _ | 8.192 | | kHz | | | |
| Internal operating clock | t CP | | | 40.0 | | 666 | ns | *1 | | |
| cycle time | t CPL | | | | 122.1 | | μs | | | |

*1 : Be careful of the operating voltage.

*2 : Duty ratio should be 50 $\%\pm$ 3 %.








(2) Clock Output Timing

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

| | Parameter | Symbol Pin name | | Conditions | Val | lue | Unit | Remarks |
|--------|----------------------|-----------------|-----------|--|--------------------------------------|---------------------------|------|------------------------------|
| www.da | w.datasneeww.com.com | Cymbol | i in name | Conditions | Min | Мах | Unit | nemarks |
| | Cycle time | tcyc | CLK | — | tcp* | — | ns | |
| | | | | $V \rm cc = 3.0 \ V$ to 3.6 V | tcp* / 2 - 15 | tcp* / 2 + 15 | ns | at fcp = 25 MHz |
| | CLK↑→CLK↓ | t cHc∟ | CLK | $V \mbox{cc} = 2.7$ V to 3.3 V | $t_{CP}*$ / 2 – 20 | $t_{CP}* / 2 + 20$ | ns | at $f_{CP} = 16 \text{ MHz}$ |
| | | | | $V \mbox{cc} = 2.7 \mbox{ V}$ to 3.3 V | $t_{\text{CP}}^{\star} \ / \ 2 - 64$ | $t_{CP}^{\star} / 2 + 64$ | ns | at fcp = 5 MHz |

*: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".




(3) Reset Input Standards


(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)

| | tash Parameter | Symbol Pin | | Condi- | Value | Unit | Remarks | |
|--------|-----------------------|------------------------|-------|--|-------|------|------------------|-----------|
| www.da | www.datasheeua.uugrer | Symbol | name | tions | Min | Max | Unit | nelliarks |
| | | | | 16 tcp*1 | | ns | Normal operation | |
| | Reset input time | e t _{RSTL} RS | RST — | $\begin{array}{l} Oscillator \ oscillation \ time^{\star 2} \\ + \ 4 \ t_{CP}^{\star 1} \end{array}$ | | ms | Stop mode | |

*1: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".

*2 : Oscillator oscillation time is the time to 90 % of amplitude. For a crystal oscillator this is on the order of several milliseconds to tens of milliseconds. For a ceramic oscillator, this is several hundred microseconds to several milliseconds. For an external clock signal the value is 0 ms.





(4) Power-on Reset Standards


| | | | | | $(\mathbf{v} c c = \mathbf{Z} \cdot \mathbf{I} \cdot \mathbf{v})$ | 10 3.0 v, vss | = 0.0 v | $T_A = -40^{-6} C_{10} + 65^{-6} C_{10}$ |
|--------|-------------------------|--------|----------|------------|---|-----------------|---------|--|
| | atashe Barameter | Symbol | Din nomo | Conditions | Value | | Unit | Remarks |
| www.da | | Symbol | | Conditions | Min | Max | Unit | nemarks |
| | Power rise time | tĸ | Vcc | | 0.05 | 30 | ms | * |
| | Power down time | toff | Vcc | | 1 | _ | ms | In repeated operation |

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)


* : Power rise time requires $V_{CC} < 0.2$ V.

Notes: • The above standards are for the application of a power-on reset.

• Within the device, the power-on reset should be applied by switching the power supply off and on again.



Note : Rapid fluctuations in power supply voltage may trigger a power-on reset in some cases. As shown below, when changing supply voltage during operation, it is recommended that voltage changes be suppressed and a smooth restart be applied.




(5) Bus Read Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = 0 °C to +70 °C)

| | Ī | | | Va | lue | | |
|---|-------------------|-----------------|------------|-----------------|-------------------------|------|----------------------------|
| tasheet4t.Parameter | Symbol | Pin name | Conditions | | | Unit | Remark |
| | | | | Min | Мах | | |
| | | | | tcp* / 2 - 15 | | ns | 16 MHz < fo 25 MHz |
| ALE pulse width | tunu | ALE | | tcp* / 2 - 20 | _ | ns | 8 MHz < fcr 16 MHz |
| | | | | tcp* / 2 - 35 | — | ns | fcp ≤ 8 MHz |
| Valid address→ | tavll | Address, | | tcp* / 2 - 17 | | ns | |
| ALE↓time | CAVEL . | ALE | | tcp* / 2 - 40 | — | ns | $f_{CP} \le 8 \text{ MHz}$ |
| $ALE\downarrow \rightarrow$ address valid time | tllax | ALE, Address | | tcp* / 2 – 15 | — | ns | |
| Valid address→ RD↓time | tavrl | RD, Address | | tcp* – 25 | _ | ns | |
| Valid address \rightarrow | | Address, | | | $5 t_{CP}* / 2 - 55$ | ns | |
| valid data input | tavdv | Data | | | $5 t_{CP}^{*} / 2 - 80$ | ns | $f_{CP} \le 8 \text{ MHz}$ |
| RD pulse width | teleh | RD | | 3 tcp* / 2 - 25 | _ | ns | 16 MHz < f 25 MHz |
| | IRLRH | U | | 3 tcp* / 2 - 20 | — | ns | 8 MHz < fci 16 MHz |
| $\overline{RD} \downarrow \rightarrow$ | t _{BLDV} | RD, | | — | $3 t_{CP}* / 2 - 55$ | ns | |
| valid data input | IRLDV | Data | | | 3 tcp* / 2 - 80 | ns | fcp ≤ 8 MHz |
| $\overline{RD}^{\uparrow} \rightarrow data hold time$ | t RHDX | RD, Data | | 0 | _ | ns | |
| RD↑→ALE↑time | trhlh | RD, ALE | — | tcp* / 2 - 15 | | ns | |
| $\overline{RD}^{\uparrow} \rightarrow$ address valid time | trhax | Address, RD | | tcp* / 2 - 10 | | ns | |
| Valid address→ CLK [↑] time | tavch | Address, CLK | | tcp* / 2 – 17 | | ns | |
| RD↓→CLK↑time | t RLCH | RD, CLK | <u> </u> | tcp* / 2 - 17 | | ns | |
| ALE↓→RD↓time | tllrl | RD, ALE | | tcp* / 2 – 15 | | ns | |

* : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".




(6) Bus Write Timing

| Deremeter | Sym- | Pin name | Condi- | Val | ue | Unit | Remarks |
|---|-------|-------------|--------|-----------------|-----|------|-------------------------|
| atasheet4u.com | bol | Fininame | tion | Min | Max | Unit | nemarks |
| Valid address→WR↓time | tavw∟ | Address, WR | | tc⊵* – 15 | | ns | |
| WR pulso width | t | WRL, WRH | | 3 tcp* / 2 - 25 | _ | ns | 16 MHz < fc 25 MHz |
| WR pulse width | twlwн | | | 3 tcp* / 2 - 20 | _ | ns | 8 MHz < fc⊵ ≤ 16 MHz |
| Valid data output →WR↑time | tovwн | Data, WR | | 3 tcp* / 2 - 15 | | ns | |
| | | | | 10 | | ns | 16 MHz < fcр 25 MHz |
| $\overline{WR}^\uparrow \rightarrow$ data hold time | twhdx | WR, Data | | 20 | _ | ns | 8 MHz < fc⊵ ≤ 16 MHz |
| | | | | 30 | | ns | $f_{CP} \le 8 MHz$ |
| WR [↑] →address valid time | twhax | WR, Address | _ | tcp* / 2 - 10 | _ | ns | |
| WR↑→ALE↑time | twhlh | WR, ALE | _ | tcp* / 2 - 15 | _ | ns | |
| WR↓→CLK↑time | twlch | WR, CLK | | tcp* / 2 - 17 | | ns | |

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = 0 $^{\circ}C$ to +70 $^{\circ}C$)


* : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".



(7) Ready Input Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, $T_A = 0$ °C to +70 °C)

| | tasheet4 Parameter | Symbol | Pin name | Conditions | Val | ue | Unit | Remarks |
|--------|---------------------------|---------------|----------|------------|-----|-----|------|-----------------------------|
| www.da | | | | Conditions | Min | Max | Onit | Temarks |
| | RDY setup time | t ryhs | RDY | — | 35 | | ns | |
| | | | | — | 70 | — | ns | at $f_{CP} = 8 \text{ MHz}$ |
| | RDY hold time | t ryhh | | | 0 | | ns | |




(8) Hold Timing

| | $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$ | | | | | | | | | |
|--------|---|---------------|----------|-------------------|------|--------|------|--|--|--|
| | | Symbol | Pin name | n name Conditions | | Value | | | | |
| www.da | tasheet4u.com/aneter | Symbol | | | Min | Max | Unit | | | |
| | Pin floating→ HAK ↓time | t xhal | HAK | | 30 | tcp* | ns | | | |
| | $\overline{HAK} \downarrow \rightarrow pin$ valid time | tнанv | HAK | | tcP* | 2 tcp* | ns | | | |

* : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".

Note : One or more cycles are required from the time the HRQ pin is read until the HAK signal changes.



(9) UART Timing


 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

| Parameter | | | Conditions | Value | | Unit | Remarks |
|------------------------------|---------------|--|--|---------|------|------|------------------|
| Falameter | | | name | | Max | Unit | neillaiks |
| Serial clock cycle time | tscyc | | | 8 tcp*2 | — | ns | |
| SCK↓→SOT delay time | tslov | | | -80 | +80 | ns | |
| | ISLOV | | Internal shift clock mode output pins : C∟*1 = 80 pF + 1 TTL | -120 | +120 | ns | $f_{CP} = 8 MHz$ |
| Valid SIN→SCK↑ | t | | | 100 | | ns | |
| | UVSH | | | 200 | | ns | $f_{CP} = 8 MHz$ |
| SCK↑→valid SIN hold time | tsнix | | | tc₽*2 | | ns | |
| Serial clock "H" pulse width | tshsl | | | 4 tcp*2 | | ns | |
| Serial clock "L" pulse width | tslsh | | | 4 tcp*2 | | ns | |
| SCK↓→SOT delay time | torov | | | | 150 | ns | |
| | t slov | | External shift clock | _ | 200 | ns | $f_{CP} = 8 MHz$ |
| Valid SIN→SCK↑ | t | | mode output pins : $C_{L}^{*1} = 80 \text{ pF} + 1 \text{ TTL}$ | 60 | | ns | |
| | tıvsн | | | 120 | | ns | $f_{CP} = 8 MHz$ |
| | tsнix | | | 60 | | ns | |
| SCK↑→valid SIN hold time | | | | 120 | | ns | $f_{CP} = 8 MHz$ |

*1 : CL is the load capacitance applied to pins for testing.

*2 : tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".

Note : The above rating is in CLK synchronous mode.



(10) Extended I/O Serial Interface Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)


| Paramatar | Symbol | Pin | Conditions | Value | | Unit | Remarks |
|--|--------|------|--|----------------------|-------|------|------------------|
| www.datasheet4u.cor | Symbol | name | Conditions | Min | Max | onne | neillaiks |
| Serial clock cycle time | tscyc | | | 8 t _{CP} *2 | | ns | |
| SCK↓→SOT delay time | tslov | | | -80 | + 80 | ns | |
| | ISLOV | | Internal shift clock mode output pins : | -120 | + 120 | ns | $f_{CP} = 8 MHz$ |
| Valid SIN→SCK↑ | tivsн | | $C_{L^{*1}} = 80 \text{ pF} + 1 \text{ TTL}$ | 100 | | ns | |
| | UVSH | | | 200 | | ns | $f_{CP} = 8 MHz$ |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tsнix | _ | | tc₽*² | | ns | |
| Serial clock "H" pulse width | ts∺s∟ | | | 4 t _{CP} *2 | | ns | |
| Serial clock "L" pulse width | ts∟sн | | | 4 t _{CP} *2 | | ns | |
| SCK↓→SOT delay time | tslov | | | | 150 | ns | |
| | ISLOV | | External shift clock | | 200 | ns | $f_{CP} = 8 MHz$ |
| Valid SIN→SCK↑ | tivsн | | - mode output pins : C∟ ^{*1} = 80 pF + 1 TTL | 60 | | ns | |
| | uvon | | | 120 | | ns | $f_{CP} = 8 MHz$ |
| SCK∱→valid SIN hold time | tsнix | | | 60 | | ns | |
| | LSHIX | | | 120 | | ns | $f_{CP} = 8 MHz$ |

*1 : C_{L} is the load capacitance applied to pins for testing.

*2 : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".

Notes : • The above rating is in CLK synchronous mode.

• Values on this table are target values.




(11) Timer Input Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)

| www.datashee Param | Parameter | Symbol | Pin name | Conditions | Va | lue | Unit |
|---------------------------|-------------------|----------------|------------------------------------|------------|--------|-----|------|
| www.da | | Symbol | Finnanie | Conditions | Min | Max | Onit |
| | Input pulse width | tтıwн tтıw∟ | TIN0, IN0, IN1, PWC0 to PWC2 | | 4 tcP* | _ | ns |


*: top is internal operating clock cycle time. Refer to "(1) Clock Timing".



(12) Timer Output Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Conditions | Va | Unit | |
|---|--------|--|-----------------------------|-----|------|------|
| Falanielei | Symbol | Finnanie | Conditions | Min | Max | Unit |
| CLK↑→Tou⊤ change time PPG0 to PPG5 change time OUT0 to OUT5 change time | tто | TOT0, PPG0 to PPG5, OUT0 to OUT5 | Load conditions 80 pF | 30 | | ns |



(13) I²C Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)

| Deveneter | sheet4u com Parameter Symbol Condition | | Standar | Unit | |
|--|--|--|--|--------------------|------|
| tasheet4u.com Parameter | Symbol | Condition | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Max | Unit |
| SCL clock frequency | fsc∟ | | 0 | 100 | kHz |
| Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow | t hdsta | When power supply voltage of | 4.0 | | μs |
| "L" width of the SCL clock | tLOW | external pull-up resistance is 5.5 V $R = 1.3 k\Omega$, $C = 50 pF^{2}$ | 4.7 | | μs |
| "H" width of the SCL clock | tніgн | When power supply voltage of $-$ | 4.0 | | μs |
| Set-up time (repeated) START condition SCL $\uparrow \rightarrow$ SDA \downarrow | t susta | external pull-up resistance is 3.6 V $R = 1.6 \text{ k}\Omega$, $C = 50 \text{ pF}^{*2}$ | 4.7 | | μs |
| Data hold time SCL↓→SDA↓↑ | t hddat | | 0 | 3.45* ³ | μs |
| Data set-up time | tsudat | When power supply voltage of external pull-up resistance is 5.5 V $f_{CP}^{*1} \le 20$ MHz, R = 1.3 k Ω , C = 50 pF ^{*2} When power supply voltage of external pull-up resistance is 3.6 V $f_{CP}^{*1} \le 20$ MHz, R = 1.6 k Ω , C = 50 pF ^{*2} | 250*4 | | ns |
| SDA↓↑→SCL↑ | LSUDAT | When power supply voltage of external pull-up resistance is 5.5 V fcP*1 > 20 MHz, R = 1.3 k Ω , C = 50 pF*2 When power supply voltage of external pull-up resistance is 3.6 V fcP*1 > 20 MHz, R = 1.6 k Ω , C = 50 pF*2 | 200*4 | | ns |
| Set-up time for STOP condition SCL↑→SDA↑ | tsusto | When power supply voltage of external pull-up resistance is 5.5 V | 4.0 | | μs |
| Bus free time between a STOP and START condition | teus | R = 1.3 kΩ, C = 50 pF ^{*2} When power supply voltage of external pull-up resistance is 3.6 V R = 1.6 kΩ, C = 50 pF ^{*2} | 4.7 | | μs |


*1 : fcP is internal operation clock frequency. Refer to " (1) Clock Timing".

*2 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.


*3 : The maximum thodat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

*4 : Refer to "• Note of SDA and SCL set-up time".

Note : Vcc = Vcc3 = Vcc5



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor. Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.




(14) Trigger Input Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

| | tasha Parameter | Svmbol | Pin name | Conditions | Val | | Unit | Remarks | |
|--------|------------------------|----------------------------|--------------------|---------------|--------|-----|------|------------------|--|
| www.da | atasheetqueediretei | Symbol Pinn | Fininanie | le conditions | Min | Мах | Onit | Temarks | |
| | Input pulse width | ut pulco width tтван ADTG, | | | 5 tcp* | _ | ns | Normal operation | |
| | input puise width | t trgl | tTRGL IRQ0 to IRQ7 | | 1 | | μs | Stop mode | |

*: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".




(15) Up-down Counter Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 $^\circ C$ to +85 $^\circ C)$

| Parameter | Symbol | Pin name | Conditions | Va | lue | Unit |
|---------------------------|---------------|---------------------------|-----------------------------|--------|-----|------|
| Falameter | Symbol | Finname | Conditions | Min | Мах | |
| AIN input "H" pulse width | t ahl | | | 8 tcp* | | ns |
| AIN input "L" pulse width | tall | | | 8 tcp* | | ns |
| BIN input "H" pulse width | tвнг | AIN0, AIN1, BIN0, BIN1 | | 8 tcp* | | ns |
| BIN input "L" pulse width | tBLL | | | 8 tcp* | | ns |
| AIN↑→BIN↑ time | taubu | | Load conditions 80 pF | 4 tcp* | | ns |
| BIN↑→AIN↓ time | t buad | | | 4 tcp* | | ns |
| AIN↓→BIN↑ time | t adbd | | | 4 tcp* | | ns |
| BIN↓→AIN↑ time | t BDAU | | | 4 tcp* | | ns |
| BIN↑→AIN↑ time | tbuau | | | 4 tcp* | | ns |
| AIN↑→BIN↓ time | t aubd | | | 4 tcp* | | ns |
| BIN↓→AIN↑ time | t BDAD | 7100 71011 | | 4 tcp* | | ns |
| AIN↓→BIN↑ time | t adbu | | | 4 tcp* | | ns |
| ZIN input "H" pulse width | tzhl | | 1 | 4 tcp* | | ns |
| ZIN input "L" pulse width | tzll | ZIN0, ZIN1 | | 4 tcp* | | ns |


* : t_{CP} is internal operating clock cycle time. Refer to " (1) Clock Timing".



(16) Chip Select Output Timing

| | $(V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } + 100 \text$ | | | | | +85 °C) | |
|--------|--|------------------------------|-------------------------|-------------------|---------------|---------|-----|
| | atasheet4u.com Parameter | Symbol | Pin name | n name Conditions | | Value | |
| www.da | | ww.datasheet4u.com Parameter | Symbol | Fininame | Conditions | Min | Max |
| | Chip select output valid time $\rightarrow \overline{RD} \downarrow$ | tsvrl | CS0 to CS3, RD | _ | tcp* / 2 – 7 | _ | ns |
| | Chip select output valid time $\rightarrow \overline{WR} \downarrow$ | tsvw∟ | CS0 to CS3, WRH, WRL | _ | tcp* / 2 - 7 | — | ns |
| | $\overline{RD}^{\uparrow} \rightarrow chip$ select output valid time | t RHSV | RD, CS0 to CS3 | _ | tcp* / 2 - 17 | — | ns |
| | $\overline{WR}^{\uparrow} \rightarrow chip select output valid time$ | twнsv | WRH, WRL, CS0 to CS3 | | tcp* / 2 – 17 | | ns |

* : tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".



Note : Due to the configuration of the internal bus, the chip select output signals are changed simultaneously and therefore may cause the bus conflict conditions. AC cannot be warranted between the ALE output signal and the chip select output signal.

5. A/D Converter Electrical Characteristics

(Vcc = AVcc = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, 2.7 V \leq AVRH, T_A = -40 °C to +85 °C)

| Deveneter | Symbol Pin name Value | | | | | Unit |
|-------------------------------|-----------------------|---------------|----------------|----------------|------------------|------|
| . d a t a Parameter | Symbol | Pin name | Min | Тур | Max | Unit |
| Resolution | | | | | 10 | bit |
| Total error | | | | | ±3.0 | LSB |
| Linear error | | | | | ±2.5 | LSB |
| Differential linearity error | — | | | | ±1.9 | LSB |
| Zero transition voltage | Vот | AN0 to AN7 | AVss – 1.5 LSB | AVss + 0.5 LSB | AVss + 2.5 LSB | mV |
| Full scale transition voltage | VFST | AN0 to AN7 | AVRH – 3.5 LSB | AVRH – 1.5 LSB | AVRH + 0.5 LSB | mV |
| Conversion time | — | | 3.68 *1 | — | — | μs |
| Analog port input current | Iain | AN0 to AN7 | _ | 0.1 | 10 | μA |
| Analog input voltage | VAIN | AN0 to AN7 | AVss | | AVRH | V |
| Reference voltage | | AVRH | AVss + 2.2 | | AVcc | V |
| Power aupply aurrent | la | AVcc | | 1.4 | 3.5 | mA |
| Power supply current | Іан | AVcc | | | 5 * ² | μA |
| Reference voltage supply | IR | AVRH | | 94 | 150 | μA |
| current | IRH | AVRH | | — | 5 * ² | μA |
| Offset between channels | | AN0 to AN7 | | | 4 | LSB |


*1 : At machine clock frequency of 25 MHz.

*2 : CPU stop mode current when A/D converter is not operating (at $V_{CC} = AV_{CC} = AVRH = 3.0 V$).

ww

• About the external impedance of the analog input and its sampling time

 A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.


About errors

As IAVRH - AVssl becomes smaller, values of relative errors grow larger.


Note : Concerning sampling time, and compare time when 3.6 V \ge AV_{CC} \ge 2.7 V, then Sampling time : 1.92 µs, compare time : 1.1 µs

Settings should ensure that actual values do not go below these values due to operating frequency changes.

| A/D Converter Glossary Resolution : | Analog changes that are identifiable with the A/D converter. |
|---|--|
| Linearity error : | The deviation of the straight line connecting the zero transition point |
| www.datasheet4u.com | ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics. |
| Differential linearity error : | The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value. |
| Total error : | The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error. |








| | Parameter | Conditions | | Value | | Unit | Remarks | |
|--------|------------------------------------|---|-------|-------|------|-------|--|--|
| | Parameter | Conditions | Min | Тур | Max | Unit | neillarks | |
| www.da | tasheet4u.com Sector erase time | | _ | 1 | 15 | S | Excludes 00 _H programming prior erasure | |
| | Chip erase time | $\begin{array}{l} T_{\text{A}}=+~25~^{\circ}\text{C},\\ V_{\text{CC}}=3.0~\text{V} \end{array}$ | | 7 | _ | S | Excludes 00 _H programming prior erasure | |
| | Word (16-bit) programming time | | | 16 | 3600 | μs | Excludes system-level overhead | |
| | Program/Erase cycle | | 10000 | | | cycle | | |
| | Flash Memory Data hold time | Average T _A = + 85 °C | 10 | _ | | year | * | |


•Flash Memory Program/Erase Characteristics

* : The value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).

• Use of the X0/X1, X0A/X1A pins




·Sample use with external clock input





■ EXAMPLE CHARACTERISTICS


• MB90F482B




(Continued)







(Continued) www.DataSheet4U.com



(ଫ୍) ଅ

> 10 – 2.4

2.7

3.0

3.3


Vcc (V)


3.6


3.9













www.DataSheet4U.com

■ ORDERING INFORMATION

| Part number | Package |
|--|--|
| MB90F481BPF MB90F482BPF MB90487BPF MB90488BPF MB90F488BPF MB90F488BPF MB90F489BPF MB90F489BPF | 100-pin plastic QFP (FPT-100P-M06) |
| MB90F481BPFV MB90F482BPFV MB90487BPFV MB90488BPFV MB90F488BPFV MB90F488BPFV MB90F489BPFV | 100-pin plastic LQFP (FPT-100P-M05) |

PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)


(Continued)



Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

■ MAIN CHANGES IN THIS EDITION

| Page | Section | Change Results |
|-------------------|---------|--|
| www.datasheet4u.c | om | Changed the series name and part numbers. (MB90480/485 series \rightarrow MB90480B/485B series, MB90F481, MB90F482 \rightarrow MB90F481B, MB90F482B) |



FUJITSU MICROELECTRONICS LIMITED

WWW.dat Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in

nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.