16-bit Proprietary Microcontrollers

CMOS

F²MC-16LX MB90350E Series

 $\begin{array}{l} \mathsf{MB90F351E}\ (S)\ ,\ \mathsf{MB90F351TE}\ (S)\ ,\ \mathsf{MB90F352TE}\ (S)\ ,\ \mathsf{MB90351TE}\ (S)\ ,\ \mathsf{MB90351TE}\ (S)\ ,\ \mathsf{MB90352TE}\ (S)\ ,\ \mathsf{MB90352TE}\ (S)\ ,\ \mathsf{MB90F356TE}\ (S)\ ,\ \mathsf{MB90F356TE}\ (S)\ ,\ \mathsf{MB90F357TE}\ (S)\ ,\ \mathsf{MB907357TE}\ (S)\ ,\ \mathsf{MB90357TE}\ (S)\ ,\ \mathsf{MB90357$

■ DESCRIPTION

The MB90350E series, loaded 1 channel FULL-CAN* interface and Flash ROM, is general-purpose FUJITSU 16-bit microcontroller designing for automotive and industrial applications. Its main feature is the on-board CAN interface, which conforms to CAN standard Version2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. With the new 0.35 µm CMOS technology, Fujitsu now offers on-chip Flash ROM program memory up to 128 Kbytes.

The power supply (3 V) is supplied to the MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The PLL clock multiplication circuit provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, the clock supervisor function can monitor main clock and sub clock independently.

As the peripheral resources, the unit features a 4-channel Output Compare Unit, 6-channel Input Capture Unit, 2 separate 16-bit free-run timers, 2-channel UART and 15-channel 8/10-bit A/D converter built-in.

* : Controller Area Network (CAN) - License of Robert Bosch GmbH

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



■ FEATURES

- Clock
 - Built-in PLL clock frequency multiplication circuit
 - Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
 - Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed (devices without S-suffix only) .
 - Minimum execution time of instruction : 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
 - Built-in clock modulation circuit
- 16 Mbytes CPU memory space 24-bit internal addressing
- Instruction system best suited to controller
 - Wide choice of data types (bit, byte, word, and long word)
 - Wide choice of addressing modes (23 types)
 - Enhanced multiply-divide instructions with sign and RETI instructions
- Clock supervisor (MB90x356x and MB90x357x only)
 - Main clock or sub clock is monitored independently.
 - Internal CR oscillation clock (100 kHz typical) can be used as sub clock.
- Enhanced high-precision computing with 32-bit accumulator
- Instruction system compatible with high-level language (C language) and multitask
 - Employing system stack pointer
 - · Enhanced various pointer indirect instructions
 - Barrel shift instructions
- Increased processing speed

4-byte instruction queue

- Powerful interrupt function
 - Powerful 8-level, 34-condition interrupt feature
 - Up to 8 channels external interrupts are supported.

• Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (EI²OS) : up to 16 channels
- DMA : up to 16 channels

• Low power consumption (standby) mode

- Sleep mode (a mode that stops CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode
- Process

CMOS technology

- I/O port
 - General-purpose input/output port (CMOS output)
 - 49 ports (devices without S-suffix : devices that correspond to sub clock)
 - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)

• Sub clock pin (X0A, X1A)

- Yes (using the external oscillation) : devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

• Timer

- Timebase timer, watch timer, watchdog timer : 1 channel
- + 8/16-bit PPG timer : 8-bit \times 10 channels or 16-bit \times 6 channels
- 16-bit reload timer : 2 channels (only Evaluation products has 4 channels)
- 16- bit input/output timer
 - 16-bit free-run timer : 2 channels (FRT0 : ICU0/1, FRT1 : ICU4/5/6/7, OCU4/5/6/7)
 - 16- bit input capture: (ICU) : 6 channels
 - 16-bit output compare : (OCU) : 4 channels

• FULL-CAN interface : 1 channel

- Compliant with CAN standard Version2.0 Part A and Part B
- 16 message buffers are built-in
- CAN wake-up function

• UART (LIN/SCI) : 2 channels

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

• I²C interface*1 : 1 channel

Up to 400 kbps transfer rate

• DTP/External interrupt : 8 channels, CAN wakeup : 1 channel

Module for activation of extended intelligent I/O service (EI²OS), DMA, and generation of external interrupt by external input.

• Delay interrupt generator module Generates interrupt request for task switching.

• 8/10-bit A/D converter : 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time : 3 μs (at 24-MHz machine clock, including sampling time)

• Program patch function

• Address matching detection for 6 address pointers.

• Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

• Low voltage/CPU operation detection reset (devices with T-suffix)

- Detects low voltage (4.0 V \pm 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms : external 4 MHz)

Dual operation Flash memory

• Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

• Supported $T_A = + 125 \ ^{\circ}C$

The maximum operating frequency is 24 MHz^{*2} : (at $T_A = +125 \text{ °C}$).

(Continued)

Flash security function

 Protects the content of Flash memory (MB90F352x, MB90F357x only)

- External bus interface
 - 4 Mbytes external memory space MB90F351E(S), MB90F351TE(S), MB90F352E(S), MB90F352TE(S) : External bus Interface can not be used in internal vector mode. It can be used only in external vector mode.

*1 : I²C license :

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

*2 : If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.

PRODUCT LINEUP1 (Without Clock supervisor function)

| Part Number Parameter | MB90F351E, MB90F352E | MB90F351TE, MB90F352TE | MB90F351ES, MB90F352ES | MB90F351TES, MB90F352TES | | | |
|--|--|--|---|-----------------------------|--|--|--|
| Туре | | Flash memo | bry products | | | | |
| CPU | | | | | | | |
| System clock | | PLL clock multiplication circuit (\times 1, \times 2, \times 3, \times 4, \times 6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL \times 6) | | | | | |
| ROM | 128 Kbytes Dual oper | 64 Kbytes Flash memory : MB90F351E(S), MB90F351TE(S) 128 Kbytes Dual operation Flash memory (Erase/write and read can be operated at the same time) : MB90F352E(S), MB90F352TE(S) | | | | | |
| RAM | | 4 Kb | oytes | | | | |
| Emulator-specific power supply*1 | | _ | _ | | | | |
| Sub clock pin (X0A, X1A) (Max 100 kHz) | Ye | es | ٦ | ٩o | | | |
| Clock supervisor | | N | 0 | | | | |
| Low voltage/CPU operation detection reset | No | Yes | No | Yes | | | |
| Operating voltage | | mal operating (not usin ig A/D converter/Flash ig external bus | o , | | | | |
| Operating temperature | | –40 °C to | o +125 °C | | | | |
| Package | | LQF | P-64 | | | | |
| UART | Special synchronous | 2 cha ate settings using a dec options for adapting to ng either as master or | dicated reload timer different synchronous | serial protocols | | | |
| I²C (400 kbps) | | 1 cha | annel | | | | |
| | | 15 cha | annels | | | | |
| A/D converter | 10-bit or 8-bit resolution Conversion time : Min | on 3 µs includes sample | time (per one channe | el) | | | |
| 16-bit reload timer (2 channels) | Operation clock frequency : $fsys/2^1$, $fsys/2^3$, $fsys/2^5$ ($fsys = Machine clock frequency$) Supports External Event Count function. | | | | | | |
| | I/O Timer 0 (clock input FRCK0) corresponds to ICU0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU4/5/6/7. | | | | | | |
| 16-bit I/O timer (2 channels) | Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4). Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency) | | | | | | |
| 16-bit output | | 4 cha | nnels | | | | |
| 16-bit output compare | | hen 16-bit I/O Timer m isters can be used to g | | | | | |

(Continued)

| (Continued) Part Number | | | | | | | | |
|----------------------------------|--|---|---------------------------|-----------------------------|--|--|--|--|
| Parameter | MB90F351E, MB90F352E | MB90F351TE, MB90F352TE | MB90F351ES, MB90F352ES | MB90F351TES, MB90F352TES | | | | |
| | | 6 channels | | | | | | |
| 16-bit Input capture | Retains free-run timer an interrupt. | value by (rising edge, | falling edge or rising & | falling edge) , signals | | | | |
| 8/16-bit | 6 channels (16-bit)/10 8-bit reload counters > 8-bit reload registers f 8-bit reload registers f | < 12 for L pulse width \times 12 | | | | | | |
| programmable pulse generator | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | | | | | | |
| | | 1 cha | annel | | | | | |
| CAN interface | Compliant with CAN standard Version2.0 Part A and Part B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame 16 prioritized message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps. | | | | | | | |
| | 8 channels | | | | | | | |
| External interrupt | | ge, falling edge, startin O services (El²OS) and | | put, external interrupt, | | | | |
| D/A converter | | _ | _ | | | | | |
| I/O ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | | | | |
| Flash memory | Supports automatic programming, Embedded Algorithm ^{TM*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10000 times Data retention time : 20 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352E(S) and MB90F352TE(S) only) | | | | | | | |
| Corresponding evaluation name | MB90V3 | 40E-102 | MB90V3 | 340E-101 | | | | |

*1: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

*2 : Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

MASK ROM products/Evaluation products

| Part Number | MB90351E, | MB90351TE, | MB90351ES, | MB90351TES, | MB90V340E- | MB90V340E- | | |
|--|---|--|-----------------|--|------------------|------------|--|--|
| Parameter | MB90352E | MB90352TE | MB90352ES | MB90352TES | 101 | 102 | | |
| Туре | | MASK RO | M products | | Evaluation | n products | | |
| CPU | | F ² MC-16LX CPU | | | | | | |
| System clock | | | | 4, ×6, 1/2 when oscillation clock | | 6) | | |
| ROM | | IB90351E(S), N IB90352E(S), N | | | Exte | ernal | | |
| RAM | | 4 Kt | oytes | | 30 K | bytes | | |
| Emulator-specific power supply* | | _ | _ | | Y | es | | |
| Sub clock pin (X0A, X1A) (Max 100 kHz) | Y | es | Ν | lo | No | Yes | | |
| Clock supervisor | | | N | lo | | | | |
| Low voltage/CPU operation detection reset | No | Yes | No | Yes | Ν | lo | | |
| Operating voltage range | 4.0 V to 5.5 V | 3.5 V to $5.5 V$: at normal operating (not using A/D converter) $4.0 V$ to $5.5 V$: at using A/D converter $4.5 V$ to $5.5 V$: at using external bus | | | | | | |
| Operating temperature range | | –40 °C to | o +125 °C | | _ | _ | | |
| Package | | LQF | P-64 | | PGA | -299 | | |
| | | 2 cha | innels | | 5 cha | innels | | |
| UART | Special synch | ronous options | for adapting to | dicated reload ti different synchi slave LIN devic | ronous serial pr | otocols | | |
| I ² C (400 kbps) | | 1 cha | annel | | 2 cha | nnels | | |
| | | 15 ch | annels | | 24 ch | annels | | |
| A/D converter | 10-bit or 8-bit resolution Conversion time : Min 3 μ s includes sample time (per one channel) | | | | | | | |
| | | 2 cha | 4 channels | | | | | |
| 16-bit reload timer | Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function. | | | | | requency) | | |
| 16-bit I/O timer | | ock input FRCł ock input FRCł | I/O Timer 1 co | , OCU0/1/2/3. rresponds to | | | | |
| (2 channels) | Supports Time Operation cloc | ICU4/5/6/7, OCU4/5/6/7. ICU4/5/6/7, OCU4/5/6/7. Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4) . Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency) | | | | | | |

(Continued)

| Part Number Parameter | MB90351E, MB90352E | MB90351TE, MB90352TE | MB90351ES, MB90352ES | MB90351TES, MB90352TES | MB90V340E- 101 | MB90V340E- 102 | | |
|----------------------------------|---|---|---|--|-------------------|-------------------|--|--|
| | | 4 cha | annels | | 8 cha | innels | | |
| 16-bit output compare | Signals an interrupt when 16-bit I/O Timer matches output compare register A pair of compare registers can be used to generate an output signal. | | | | | | | |
| | | 6 cha | annels | | 8 cha | Innels | | |
| 16-bit input capture | Retains free-ru interrupt. | in timer value t | by (rising edge, | falling edge, or | the both edges | s), signals an | | |
| 8/16-bit programmable pulse | 8-bit re | annels (16-bit) 8-bit reload o eload registers eload registers | 16 chann 8-bit reload o 8-bit reload L pulse v 8-bit reload | ls (16-bit)/ lels (8-bit) counters \times 16 registers for vidth \times 16 registers for vidth \times 16 | | | | |
| generator | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | | | | | | |
| | | 1 cha | 3 cha | Innels | | | | |
| CAN interface | Compliant with CAN standard Version 2.0 Part A and Part B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame 16 prioritized message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps. | | | | | | | |
| | | 8 cha | annels | | 16 ch | annels | | |
| External interrupt | | ising edge, falli ligent I/O servio | ' level input, external interrupt, | | | | | |
| D/A converter | 2 channels | | | | | | | |
| I/O ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | | | | |
| Flash memory | | | | _ | | | | |
| Corresponding evaluation name | MB90V3 | 40E-102 | MB90V3 | 340E-101 | _ | _ | | |

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PRODUCT LINEUP 2 (With Clock supervisor function)

| Part Number Parameter | MB90F356E, MB90F357E | MB90F356TE, MB90F357TE | MB90F356ES, MB90F357ES | MB90F356TES, MB90F357TES | | | |
|---|---|--|---------------------------|-------------------------------------|--|--|--|
| Type | Flash memory products | | | | | | |
| CPU | | F ² MC-16LX CPU | | | | | |
| System clock | | On-chip PLL clock multiplier (\times 1, \times 2, \times 3, \times 4, \times 6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL \times 6) | | | | | |
| ROM | 64 Kbytes : MB90F35 | Dual operation flash memory 64 Kbytes : MB90F356E(S), MB90F356TE(S) 128 Kbytes :MB90F357E(S), MB90F357TE(S) | | | | | |
| RAM | | 4 Kb | oytes | | | | |
| Emulator-specific power supply*1 | | _ | _ | | | | |
| Sub clock pin (X0A, X1A) | Ye | S | (internal CR oscilla | lo tion can be used as clock) | | | |
| Clock supervisor | | Ye | es | | | | |
| Low voltage/CPU operation detection reset | No | Yes | No | Yes | | | |
| Operating voltage range | 3.5 V to 5.5 V : at normal operating (not using A/D converter) 3.5 V to 5.5 V : at using A/D converter/Flash programming 3.5 V to 5.5 V : at using external bus | | | | | | |
| Operating temperature range | | –40 °C to | o +125 °C | | | | |
| Package | | LQF | P-64 | | | | |
| | 2 channels | | | | | | |
| UART | Wide range of baud ra Special synchronous of LIN functionality working | ptions for adapting to | different synchronous | serial protocols | | | |
| I ² C (400 kbps) | | 1 cha | annel | | | | |
| | | 15 cha | annels | | | | |
| A/D Converter | 10-bit or 8-bit resolutio Conversion time : Min | | time (per one channel |) | | | |
| 16-bit Reload Timer (4 channels) | Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function. | | | | | | |
| | I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. | | | | | | |
| 16-bit I/O Timer (2 channels) | Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency) | | | | | | |
| 16-bit Output | | 4 cha | nnels | | | | |
| 16-bit Output Compare | Signals an interrupt wh A pair of compare regi | | • | | | | |

(Continued)

| Part Number | | | | | | | |
|---------------------------------|---|---|---|-----------------------------|--|--|--|
| Parameter | MB90F356E, MB90F357E | MB90F356TE, MB90F357TE | MB90F356ES, MB90F357ES | MB90F356TES, MB90F357TES | | | |
| | - | 6 cha | nnels | | | | |
| 16-bit Input Capture | Retains free-run timer an interrupt. | value by (rising edge, | falling edge or rising & | falling edge), signals | | | |
| 8/16-bit | | 6 channels (16-bit) 8-bit reload c 8-bit reload registers 8-bit reload registers | counters \times 12 for L pulse width \times 12 | | | | |
| Programmable Pulse Generator | A pair of 8-bit reload c 8-bit prescaler + 8-bit Operation clock freque | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | | | | |
| | | 1 cha | annel | | | | |
| CAN Interface | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps. | | | | | | |
| | 8 channels | | | | | | |
| External Interrupt | Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (EI ² OS) and DMA. | | | | | | |
| D/A converter | | - | _ | | | | |
| I/O Ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | | | |
| Flash Memory | Supports automatic programming, Embedded Algorithm ^{™*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only) | | | | | | |
| Corresponding EVA name | MB90V3 | | | 340E-103 | | | |

*1: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

*2 : Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

| Part Number | MB90356E, | MB90356TE, | MB90356ES, | MB90356TES, | MB90V340E- | MB90V340E- | |
|---|--|---|---|---------------------------------------|---|--------------------------------|--|
| Parameter | MB90357E | MB90357TE | MB90357ES | MB90357TES | 103 | 104 | |
| CPU | | F ² MC-16LX CPU | | | | | |
| System clock | | | ×1, ×2, ×3, ×4, n time : 42 ns (| | LL stops) x 4 MHz, PLL $	imes$ | 6) | |
| ROM | | IB90356E(S), N IB90357E(S), N | | | Exte | ernal | |
| RAM | | 4 Kt | oytes | | 30 K | bytes | |
| Emulator-specific power supply* | | _ | _ | | Y | es | |
| Sub clock pin (X0A, X1A) | Y | es | (internal CR o | lo oscillation can s sub clock) | No (internal CR oscillation can be used as sub clock) | Yes | |
| Clock supervisor | | | Y | es | · | | |
| Low voltage/CPU operation detection reset | No | Yes | No | Yes | No | | |
| Operating voltage range | 4.0 V to 5.5 V | at normal operation at using A/D of at using A/D of a tusing exter | | A/D converter) | 5 V ± | : 10% | |
| Operating temperature range | | -40 °C to | o +125 °C | | _ | _ | |
| Package | | LQF | P-64 | | PGA | -299 | |
| UART | Special synch | baud rate setti ronous options | innels ngs using a deo for adapting to er as master or | different synch | imer inonous serial pr | nnels otocols | |
| I ² C (400 kbps) | | 1 cha | annel | | 2 cha | nnels | |
| A/D Converter | 10-bit or 8-bit Conversion tin | resolution | annels cludes sample | time (per one c | | annels | |
| 16-bit Reload Timer (4 channels) | | Conversion time : Min 3 μs includes sample time (per one channel) Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function. | | | | | |
| 16-bit I/O Timer | I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. | | | | | , OĊU 0/1/2/3. rresponds to | |
| (2 channels) | Supports Time Operation cloc | Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency) | | | | | |
| | | | | | | (Continued) | |

MASK ROM products/Evaluation products

(Continued)

| Part Number Parameter | MB90356E, MB90357E | MB90356TE, MB90357TE | MB90356ES, MB90357ES | MB90356TES, MB90357TES | MB90V340E- 103 | MB90V340E- 104 | | |
|---|---|---|---|---------------------------------------|-------------------|-------------------|--|--|
| Farailleter | | 4 channels 8 channels | | | | | | |
| 16-bit Output Compare | Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal. | | | | | | | |
| | | _ | annels | · · · · · · · · · · · · · · · · · · · | - | annels | | |
| 16-bit Input Capture | Retains free-ru an interrupt. | un timer value t | by (rising edge, | falling edge or | rising & falling | edge), signals | | |
| 8/16-bit Programmable Pulse Generator | 8-bit re | annels (16-bit) 8-bit reload o eload registers eload registers | 8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16 | | | | | |
| Generator | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | | | | | | |
| | | 1 cha | 3 cha | annels | | | | |
| CAN Interface | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps. | | | | | | | |
| | | 8 cha | annels | | 16 ch | annels | | |
| External Interrupt | Can be used rising edge, falling edge, starting up by H/L level input, external interrup extended intelligent I/O services (EI ² OS) and DMA. | | | | | | | |
| D/A converter | | - | _ | | 2 cha | annels | | |
| I/O Ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | | | | |
| Flash Memory | | | | _ | | | | |
| Corresponding EVA name | MB90V3 | 40E-104 | MB90V3 | 340E-103 | - | | | |

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PACKAGES AND PRODUCT CORRESPONDENCE

| Package | MB90V340E-101, MB90V340E-102, MB90V340E-103, MB90V340E-104 | MB90F351E (S) , MB90F351TE (S) MB90F352E (S) , MB90F352TE (S) MB90F356E (S) , MB90F356TE (S) MB90F357E (S) , MB90F357TE (S) MB90351E (S) , MB90351TE (S) MB90352E (S) , MB90352TE (S) MB90356E (S) , MB90356TE (S) MB90357E (S) , MB90357TE (S) |
|--|---|--|
| PGA-299C-A01 | 0 | × |
| FPT-64P-M23 (12.0 mm □ , 0.65 mm pitch) | × | 0 |
| FPT-64P-M24 (10.0 mm □ , 0.50 mm pitch) | × | 0 |


 \bigcirc : Yes, \times : No

Т

Note : Refer to "■ PACKAGE DIMENSIONS" for detail of each package.

■ PIN ASSIGNMENTS

 MB90F351E(S), MB90F351TE(S), MB90F352E(S), MB90F352TE(S), MB90F356E(S), MB90F356TE(S), MB90F357E(S), MB90F357TE(S), MB90351E(S), MB90351TE(S), MB90352E(S), MB90352TE(S), MB90356E(S), MB90356TE(S), MB90357E(S), MB90357TE(S)



■ PIN DESCRIPTION

| Pin No. | Pin name | I/O Circuit type* | Function |
|---------|--|-------------------------|---|
| 46 | X1 | • | Oscillation output pin |
| 47 | X0 | A | Oscillation input pin |
| 45 | RST | E | Reset input pin |
| | P62 to P67 | | General purpose I/O ports |
| | AN2 to AN7 | | Analog input pins for A/D converter |
| 3 to 8 | PPG4 (5) , 6 (7) , 8 (9) , A (B) , C (D) , E (F) | Ι | Output pins for PPGs |
| | P50 | | General purpose I/O port |
| 9 | AN8 | 0 | Analog input pin for A/D converter |
| | SIN2 | | Serial data input pin for UART2 |
| | P51 | | General purpose I/O port |
| 10 | AN9 | I | Analog input pin for A/D converter |
| | SOT2 | | Serial data output pin for UART2 |
| | P52 | | General purpose I/O port |
| 11 | AN10 | I | Analog input pin for A/D converter |
| | SCK2 | | Serial clock I/O pin for UART2 |
| | P53 | | General purpose I/O port |
| 12 | AN11 | I | Analog input pin for A/D converter |
| | TIN3 | | Event input pin for reload timer3 |
| | P54 | | General purpose I/O port |
| 13 | AN12 | I | Analog input pin for A/D converter |
| | TOT3 | | Output pin for reload timer3 |
| 14, 15 | P55, P56 | | General purpose I/O ports |
| 14, 15 | AN13, AN14 | | Analog input pins for A/D converter |
| | P42 | | General purpose I/O port |
| 16 | IN6 | F | Data sample input pin for input capture ICU6 |
| 10 | RX1 | | RX input pin for CAN1 |
| | INT9R | | External interrupt request input pin for INT9 |
| | P43 | | General purpose I/O port |
| 17 | IN7 | F | Data sample input pin for input capture ICU7 |
| | TX1 | | TX output pin for CAN1 |
| | P40, P41 | F | General purpose I/O ports (devices with S-suffix and MB90V340E-101/103) |
| 19, 20 | X0A, X1A | В | X0A : Oscillation input pins for sub clock X1A : Oscillation output pins for sub clock (devices without S-suffix and MB90V340E-102/104) |

| Pin No. | Pin name | I/O Circuit type* | Function |
|----------|---------------|-------------------------|---|
| | P00 to P07 | | General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 24 to 31 | AD00 to AD07 | G | Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled. |
| | INT8 to INT15 | | External interrupt request input pins for INT8 to INT15 |
| | P10 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 32 | AD08 | G | Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled. |
| | TIN1 | | Event input pin for reload timer1 |
| | P11 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 33 | AD09 | G | Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled. |
| | TOT1 | | Output pin for reload timer1 |
| | P12 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 34 | AD10 | N | Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled. |
| | SIN3 | | Serial data input pin for UART3 |
| | INT11R | | External interrupt request input pin for INT11 |
| | P13 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 35 | AD11 | G | Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled. |
| | SOT3 | | Serial data output pin for UART3 |
| | P14 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 36 | AD12 | G | Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled. |
| | SCK3 | | Clock input/output pin for UART3 |
| 37 | P15 | N | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 57 | AD13 | | Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled. |
| 38 | P16 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 50 | AD14 | G | Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled. |

| Pin No. | Pin name | I/O Circuit type* | Function |
|----------|--|-------------------------|--|
| 39 | P17 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 39 | AD15 | G | Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled. |
| | P20 to P23 | | General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. |
| 40 to 43 | A16 to A19 | G | Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19. |
| | PPG9 (8) , PPGB (A) , PPGD (C) , PPGF (E) | | Output pins for PPGs |
| | P24 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. |
| 44 | A20 G | G | Output pin for A20 of the external address data bus. When the correspond- ing bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20. |
| | IN0 | | Data sample input pin for input capture ICU0 |
| | P25 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. |
| 51 | A21 | G | Output pin for A21 of the external address data bus. When the correspond- ing bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21. |
| | IN1 | | Data sample input pin for input capture ICU1 |
| | ADTG |] | Trigger input pin for A/D converter |
| | P44 | | General purpose I/O port |
| 52 | SDA0 | н | Serial data I/O pin for I ² C 0 |
| | FRCK0 | | Input pin for the 16-bit I/O Timer 0 |
| | P45 | | General purpose I/O port |
| 53 | SCL0 | Н | Serial clock I/O pin for I ² C 0 |
| | FRCK1 | | Input pin for the 16-bit I/O Timer 1 |


| Pin No. | Pin name | I/O Circuit type* | Function |
|---------|----------|-------------------------|---|
| | P30 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 54 | ALE | G | Address latch enable output pin. This function is enabled when external bus is enabled. |
| | IN4 | | Data sample input pin for input capture ICU4 |
| | P31 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 55 | RD | G | Read strobe output pin for data bus. This function is enabled when external bus is enabled. |
| - | IN5 | | Data sample input pin for input capture ICU5 |
| | P32 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled. |
| 56 | WR/WRL | G | Write strobe output pin for the data bus. This function is enabled when both the external bus and the \overline{WR}/WRL pin output are enabled. \overline{WRL} is used to write-strobe 8 lower bits of the data bus in 16-bit access. \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access. |
| | INT10R | | External interrupt request input pin for INT10 |
| 57 | P33 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the $\overline{\text{WRH}}$ pin output disabled. |
| 57 | WRH | | Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the $\overline{\text{WRH}}$ output pin is enabled. |
| 50 | P34 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled. |
| 58 | HRQ | G | Hold request input pin. This function is enabled when both the external bus and the hold function are enabled. |
| | OUT4 | | Wave form output pin for output compare OCU4 |
| 50 | P35 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled. |
| 59 | HAK | G | Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled. |
| | OUT5 | | Wave form output pin for output compare OCU5 |
| | P36 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled. |
| 60 | RDY | G | Ready input pin. This function is enabled when both the external bus and the external ready function are enabled. |
| | OUT6 | | Wave form output pin for output compare OCU6 |

(Continued)

| Pin No. | Pin name | I/O Circuit type* | Function | |
|----------|----------|-------------------------|---|--|
| | P37 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled. | |
| 61 | CLK | G | CLK output pin. This function is enabled when both the external bus and CLK output are enabled. | |
| | OUT7 | | Wave form output pin for output compare OCU7 | |
| P60, P61 | | | General purpose I/O ports | |
| 62, 63 | AN0, AN1 | | Analog input pins for A/D converter | |
| 64 | AVcc | K | /cc power input pin for analog circuits | |
| 2 | AVRH | L | Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV_{cc} . | |
| 1 | AVss | K | Vss power input pin for analog circuits | |
| 22, 23 | MD1, MD0 | С | Input pins for specifying the operating mode | |
| 21 | MD2 | D | Input pin for specifying the operating mode | |
| 49 | Vcc | — | Power (3.5 V to 5.5 V) input pin | |
| 18, 48 | Vss | _ | Power (0 V) input pins | |
| 50 | С | к | This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor. | |


* : For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE



| Туре | Circuit | Remarks |
|------|--|--|
| F | Pout Pout Pout Nout R CMOS hysteresis inputs Automotive inputs Standby control for input shutdown | CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS hysteresis inputs (With input shutdown function when is standby) Automotive input (With the standby-time input shutdown function) |
| G | Pull-up control Pull-up control P-ch P-ch Pout Pout CMOS hysteresis inputs Automotive inputs TTL input Standby control for input shutdown | CMOS level output (loL = 4 mA, loH = -4 mA) CMOS hysteresis inputs (With the stand- by-time input shutdown function) Automotive input (With the standby-time input shutdown function) TTL input (With the standby-time input shutdown function) Programmable pull-up resistor: approx. 50 kΩ |
| Н | P-ch Pout N-ch Nout R W CMOS hysteresis inputs Automotive inputs Standby control for input shutdown | CMOS level output (IoL = 3 mA, IoH = -3 mA) CMOS hysteresis inputs (With the stand- by-time input shutdown function) Automotive input (With the standby-time input shutdown function) |

| Туре | Circuit | Remarks |
|------|--|---|
| 1 | P-ch Pout N-ch Nout R CMOS hysteresis inputs Automotive inputs Standby control for input shutdown Analog input | CMOS level output (Io_L = 4 mA, Io_H = -4 mA) CMOS hysteresis inputs (With the stand- by-time input shutdown function) Automotive input (With the standby-time input shutdown function) Analog input for A/D converter |
| к | P-ch N-ch | Protection circuit for power supply input |
| L | P-ch N-ch 777 ANE AVR AVR | With the protection circuit of A/D converter reference voltage power input pin Flash memory devices do not have a protection circuit against Vcc for pin AVRH. |



■ HANDLING DEVICES

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between $V_{\mbox{\scriptsize CC}}$ and $V_{\mbox{\scriptsize SS}}$ pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage (Vcc) .


2. Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k Ω .

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal

X0A and X1A are oscillation pins for sub clock. If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.


6. Treatment of Power Supply Pins (Vcc/Vss)

• If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the V_{CC} and V_{SS} pins to the power supply and ground externally.

Connect Vcc and Vss pins to the device from the current supply source at a possibly low impedance.

 As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss pins in the vicinity of Vcc and Vss pins of the device.



7. Pull-up/down resistors

The MB90350E series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal oscillator circuit

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

9. Turning-on sequence of power supply to A/D converter and analog inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc) .Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/ off the analog and digital power supplies simultaneously is acceptable).

10. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

11. Notes on energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μs or more (0.2 V to 2.7 V) .

12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified power supply voltage Vcc operating range. Therefore, the power supply voltage Vcc should be stabilized.


For reference, the power supply voltage should be controlled so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 Hz/60 Hz) fall below 10% of the standard power supply voltage V_{CC} and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

14. Port 0 to port 3 output during power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable regardless of reset inputs.



15. Setting using CAN function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note : Please refer to section "23.12 CAN Direct Mode Register" in Hardware Manual of MB90350E series for detail of CAN direct mode register.

16. Flash security function

The security byte is located in the area of the Flash memory. If protection code 01_H is written in the security byte, the Flash memory is in the protected state by security.

Therefore please do not write 01_{H} in this address if you do not use the security function. Please refer to following table for the address of the security byte.

| Product name | Flash memory size | Address for security bit |
|--|------------------------------|--------------------------|
| MB90F352E(S) MB90F352TE(S) MB90F357E(S) MB90F357TE(S) | Embedded 1 Mbit Flash memory | FE0001н |

17. Operation with $T_A=+105\ ^\circ C$ or more

If used exceeding $T_A = +105$ °C, please contact Fujitsu sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

| Detection voltage | | | | |
|-------------------|-----------------|--|--|--|
| | $4.0~V\pm0.3~V$ | | | |

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

(2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually and regularly cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

| Interval time | | | | | |
|--------------------------|--|--|--|--|--|
| 220/Fc (approx. 262 ms*) | | | | | |

 * This value assumes the interval time at an oscillation clock frequency of 4 MHz. During recovery from standby mode, the detection period is the maximum interval plus 20 μs.

This circuit does not operate in modes where CPU operation is stopped.

The CPU operation detection reset circuit counter is cleared under any of the following conditions.


- "0" writing to CL bit of LVRC register
- Internal reset
- · Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

19. Internal CR oscillation circuit


| Parameter | Paramotor Symbol | | Value | | | |
|-------------------------------------|------------------|-----|-------|-----|------|--|
| Farameter | Symbol | Min | Тур | Max | Unit | |
| Oscillation frequency | frc | 50 | 100 | 200 | kHz | |
| Oscillation stabilization wait time | tstab | | | 100 | μs | |

BLOCK DIAGRAMS


• MB90V340E-101/102




• MB90V340E-103/104




 MB90F352E (S) , MB90F352TE (S) , MB90F351E (S) , MB90F351TE (S) , MB90352E (S) , MB90352TE (S) , MB90351E (S) , MB90351TE (S)





■ MEMORY MAP



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration. For example, an attempt to access 00C000H practically accesses the value at FFC000H in ROM. The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00. The image between FF8000H and FFFFFH is visible in bank 00, while the image between FF0000H and

FF7FFFH is visible only in bank FF.

■ I/O MAP

| Address | Register | Abbreviation | Access | Resource name | Initial value |
|--------------------------|-------------------------------------|--------------|--------|---------------|---------------|
| 00000н | Port 0 Data Register | PDR0 | R/W | Port 0 | XXXXXXXXB |
| 000001н | Port 1 Data Register | PDR1 | R/W | Port 1 | XXXXXXXXB |
| 000002н | Port 2 Data Register | PDR2 | R/W | Port 2 | XXXXXXXXB |
| 00003н | Port 3 Data Register | PDR3 | R/W | Port 3 | XXXXXXXXB |
| 000004н | Port 4 Data Register | PDR4 | R/W | Port 4 | XXXXXXXXB |
| 000005н | Port 5 Data Register | PDR5 | R/W | Port 5 | XXXXXXXXB |
| 00006н | Port 6 Data Register | PDR6 | R/W | Port 6 | XXXXXXXXB |
| 000007н to 00000Ан | | Reserve | ed | | |
| 00000Вн | Port 5 Analog Input Enable Register | ADER5 | R/W | Port 5, A/D | 11111111в |
| 00000Сн | Port 6 Analog Input Enable Register | ADER6 | R/W | Port 6, A/D | 11111111в |
| 00000DH | | Reserve | ed | | |
| 00000EH | Input Level Select Register 0 | ILSR0 | R/W | Ports | 0000000в |
| 00000Fн | Input Level Select Register 1 | ILSR1 | R/W | Ports | 0000000в |
| 000010н | Port 0 Direction Register | DDR0 | R/W | Port 0 | 0000000в |
| 000011н | Port 1 Direction Register | DDR1 | R/W | Port 1 | 0000000в |
| 000012н | Port 2 Direction Register | DDR2 | R/W | Port 2 | ХХ00000в |
| 000013н | Port 3 Direction Register | DDR3 | R/W | Port 3 | 0000000в |
| 000014н | Port 4 Direction Register | DDR4 | R/W | Port 4 | ХХ00000в |
| 000015 н | Port 5 Direction Register | DDR5 | R/W | Port 5 | Х000000в |
| 000016н | Port 6 Direction Register | DDR6 | R/W | Port 6 | 0000000в |
| 000017н to 000019н | | Reserve | ed | | |
| 00001Ан | SIN input Level Setting Register | DDRA | W | UART2, UART3 | X00XXXXXB |
| 00001Вн | | Reserve | ed | | · |
| 00001Cн | Port 0 Pull-up Control Register | PUCR0 | R/W | Port 0 | 0000000в |
| 00001DH | Port 1 Pull-up Control Register | PUCR1 | R/W | Port 1 | 0000000в |
| 00001EH | Port 2 Pull-up Control Register | PUCR2 | R/W | Port 2 | 0000000в |
| 00001Fн | Port 3 Pull-up Control Register | PUCR3 | R/W | Port 3 | 0000000в |
| 000020н to 000037н | | Reserve | ed | | |

| Address | Register | Abbreviation | Access | Resource name | Initial value | | |
|---------------------|--|--------------|--------|--|-----------------------|--|--|
| 000038н | PPG 4 Operation Mode Control Register | PPGC4 | W, R/W | | 0Х000ХХ1в | | |
| 000039н | PPG 5 Operation Mode Control Register | PPGC5 | W, R/W | 16-bit Programmable Pulse Generator 4/5 | 0Х00001в | | |
| 00003Ан | PPG 4/5 Count Clock Select Register | PPG45 | R/W | | 000000Х0в | | |
| 00003Вн | Address Detect Control Register 1 | PACSR1 | R/W | Address Match Detection 1 | 0000000в | | |
| 00003Сн | PPG 6 Operation Mode Control Register | PPGC6 | W, R/W | | 0X000XX1 _B | | |
| 00003Dн | PPG 7 Operation Mode Control Register | PPGC7 | W, R/W | 16-bit Programmable Pulse Generator 6/7 | 0Х00001в | | |
| 00003Ен | PPG 6/7 Count Clock Select Register | PPG67 | R/W | | 000000Х0в | | |
| 00003Fн | | Reserved | | | | | |
| 000040н | PPG 8 Operation Mode Control Register | PPGC8 | W, R/W | | 0Х000ХХ1в | | |
| 000041н | PPG 9 Operation Mode Control Register | PPGC9 | W, R/W | 16-bit Programmable Pulse Generator 8/9 | 0Х00001в | | |
| 000042н | PPG 8/9 Count Clock Select Register | PPG89 | R/W | | 000000Х0в | | |
| 000043н | | Reserved | | | | | |
| 000044н | PPG A Operation Mode Control Register | PPGCA | W, R/W | | 0Х000ХХ1в | | |
| 000045н | PPG B Operation Mode Control Register | PPGCB | W, R/W | 16-bit Programmable Pulse Generator A/B | 0Х00001в | | |
| 000046н | PPG A/B Count Clock Select Register | PPGAB | R/W | | 000000Х0в | | |
| 000047н | | Reserved | | | | | |
| 000048н | PPG C Operation Mode Control Register | PPGCC | W,R/W | | 0Х000ХХ1в | | |
| 000049н | PPG D Operation Mode Control Register | PPGCD | W,R/W | 16-bit Programmable | 0Х00001в | | |
| 00004Ан | PPG C/D Count Clock Select Register | PPGCD | R/W | | 000000Х0в | | |
| 00004Вн | | Reserved | | | | | |
| 00004Cн | PPG E Operation Mode Control Register | PPGCE | W,R/W | | 0Х000ХХ1в | | |
| 00004Dн | PPG F Operation Mode Control Register | PPGCF | W,R/W | 16-bit Programmable Pulse Generator E/F | 0Х00001в | | |
| 00004Eн | PPG E/F Count Clock Select Register | PPGEF | R/W | | 000000Х0в | | |
| 00004Fн | | Reserved | | | | | |
| 000050н | Input Capture Control Status Register 0/1 | ICS01 | R/W | Input Capture 0/1 | 00000000в | | |
| 000051 н | Input Capture Edge Register 0/1 | ICE01 | R/W, R | | XXX0X0XX _B | | |
| 000052н, 000053н | Reserved | | | | | | |
| 000054н | Input Capture Control Status Register 4/5 | ICS45 | R/W | Input Capture 4/5 | 0000000в | | |
| 000055н | Input Capture Edge Register 4/5 | ICE45 | R | | XXXXXXXXB | | |
| 000056н | Input Capture Control Status Register 6/7 | ICS67 | R/W | Input Capture 6/7 | 0000000в | | |
| 000057н | Input Capture Edge Register 6/7 | ICE67 | R/W, R | | XXX000XX _B | | |

| Address | Register | Abbreviation | Access | Resource name | Initial value | | | |
|--------------------------|---|-----------------------|---------|---|-----------------------|--|--|--|
| 000058н to 00005Вн | Reserved | | | | | | | |
| 00005Cн | Output Compare Control Status Register 4 | OCS4 | R/W | Output Compare 4/5 | 0000XX00 _B | | | |
| 00005Dн | Output Compare Control Status Register 5 | OCS5 | R/W | Oulput Compare 4/5 | 0ХХ00000в | | | |
| 00005E н | Output Compare Control Status Register 6 | OCS6 | R/W | Output Compare 6/7 | 0000XX00 _B | | | |
| 00005Fн | Output Compare Control Status Register 7 | OCS7 | R/W | Output Compare 6/7 | 0ХХ00000в | | | |
| 000060н | Timer Control Status Register 0 | TMCSR0 | R/W | 10 hit Dalaad Timan 0 | 0000000в | | | |
| 000061 н | Timer Control Status Register 0 | TMCSR0 | R/W | 16-bit Reload Timer 0 | XXXX0000 _B | | | |
| 000062н | Timer Control Status Register 1 | TMCSR1 | R/W | 10 hit Dalaad Timou d | 0000000в | | | |
| 000063н | Timer Control Status Register 1 | TMCSR1 | R/W | 16-bit Reload Timer 1 | XXXX0000 _B | | | |
| 000064н | Timer Control Status Register 2 | TMCSR2 | R/W | | 0000000в | | | |
| 000065н | Timer Control Status Register 2 | TMCSR2 | R/W | 16-bit Reload Timer 2 | XXXX0000 _B | | | |
| 000066н | Timer Control Status Register 3 | TMCSR3 | R/W | | 0000000в | | | |
| 000067н | Timer Control Status Register 3 | TMCSR3 | R/W | - 16-bit Reload Timer 3 | XXXX0000 _B | | | |
| 000068н | A/D Control Status Register 0 | ADCS0 | R/W | | 000XXXX0 _B | | | |
| 000069н | A/D Control Status Register 1 | ADCS1 | R/W | | 000000Хв | | | |
| 00006Ан | A/D Data Register 0 | ADCR0 | R | | 0000000в | | | |
| 00006Bн | A/D Data Register 1 | ADCR1 | R | A/D Converter | XXXXXX00 _B | | | |
| 00006Cн | ADC Setting Register 0 | ADSR0 | R/W | | 0000000в | | | |
| 00006Dн | ADC Setting Register 1 | ADSR1 | R/W | | 0000000в | | | |
| 00006Ен | Low Voltage/CPU Operation Detection Reset Control Register | LVRC | R/W, W | Low Voltage/CPU Operation Detection Reset | 00111000в | | | |
| 00006Fн | ROM Mirror Function Select Register | ROMM | W | ROM Mirror | XXXXXXX1 _B | | | |
| 000070н to 00007Fн | Reserved | | | | | | | |
| 000080н to 00008Fн | Reserved for CAN controller 1. Refer to |) " ■ CAN CONT | FROLLER | IS" | | | | |
| 000090н to 00009Ан | Reserved | | | | | | | |

| Address | Register | Abbreviation | Access | Resource name | Initial value |
|---------------------|--|--------------|--------|---|-----------------------|
| 00009Вн | DMA Descriptor Channel Specification Register | DCSR | R/W | | 0000000в |
| 00009Сн | DMA Status Register L Register | DSRL | R/W | DMA | 0000000в |
| 00009DH | DMA Status Register H Register | DSRH | R/W | | 0000000в |
| 00009Eн | Address Detect Control Register 0 | PACSR0 | R/W | Address Match Detection 0 | 0000000в |
| 00009F н | Delayed Interrupt/Release Register | DIRR | R/W | Delayed Interrupt | XXXXXXX0 _B |
| 0000A0 н | Low-power Consumption Mode Control Register | LPMCR | W,R/W | Low Power Consumption Control Circuit | 00011000 _B |
| 0000A1 н | Clock Selection Register | CKSCR | R,R/W | Low Power Consumption Control Circuit | 11111100 _B |
| 0000А2н, 0000АЗн | | Reserved | | | |
| 0000А4н | DMA Stop Status Register | DSSR | R/W | DMA | 0000000в |
| 0000A5н | Automatic Ready Function Selection Register | ARSR | w | External Memory | 0011XX00в |
| 0000А6н | External Address Output Control Register | HACR | W | Access | 0000000в |
| 0000А7 н | Bus Control Signal Selection Register | ECSR | W | | 000000XB |
| 0000A8н | Watchdog Control Register | WDTC | R,W | Watchdog Timer | XXXXX111 _B |
| 0000A9н | Timebase Timer Control Register | TBTC | W,R/W | Timebase timer | 1ХХ00100в |
| 0000ААн | Watch Timer Control Register | WTC | R,R/W | Watch Timer | 1Х001000в |
| 0000ABH | | Reserved | | | |
| 0000ACH | DMA Enable Register L Register | DERL | R/W | DMA | 0000000в |
| 0000ADн | DMA Enable Register H Register | DERH | R/W | DIVIA | 0000000в |
| 0000AE н | Flash Control Status Register (Flash Devices only. Otherwise reserved) | FMCS | R,R/W | Flash memory | 000X0000 _B |
| 0000AFн | | Reserved | | | |
| 0000В0н | Interrupt Control Register 00 | ICR00 | W,R/W | | 00000111в |
| 0000B1 н | Interrupt Control Register 01 | ICR01 | W,R/W | | 00000111в |
| 0000В2н | Interrupt Control Register 02 | ICR02 | W,R/W | | 00000111в |
| 0000ВЗн | Interrupt Control Register 03 | ICR03 | W,R/W | | 00000111в |
| 0000B4н | Interrupt Control Register 04 | ICR04 | W,R/W | Interrupt Control | 00000111в |
| 0000B5н | Interrupt Control Register 05 | ICR05 | W,R/W | | 00000111в |
| 0000B6н | Interrupt Control Register 06 | ICR06 | W,R/W | | 00000111в |
| 0000В7н | Interrupt Control Register 07 | ICR07 | W,R/W | | 00000111в |
| 0000B8H | Interrupt Control Register 08 | ICR08 | W,R/W | | 00000111в |

| Address | Register | Abbreviation | Access | Resource name | Initial value |
|--------------------------|--|--------------|-------------|----------------------|-----------------------|
| 0000В9н | Interrupt Control Register 09 | ICR09 | W,R/W | | 00000111в |
| 0000BAн | Interrupt Control Register 10 | ICR10 | W,R/W | | 00000111в |
| 0000BBH | Interrupt Control Register 11 | ICR11 | W,R/W | | 00000111в |
| 0000BCH | Interrupt Control Register 12 | ICR12 | W,R/W | Interrupt Control | 00000111в |
| 0000BDH | Interrupt Control Register 13 | ICR13 | W,R/W | | 00000111в |
| 0000BEH | Interrupt Control Register 14 | ICR14 | W,R/W | | 00000111в |
| 0000BFH | Interrupt Control Register 15 | ICR15 | W,R/W | | 00000111в |
| 0000C0н to 0000C9н | | Reserved | | | |
| 0000CAH | External Interrupt Enable Register 1 | ENIR1 | R/W | | 0000000в |
| 0000СВн | External Interrupt Source Register 1 | EIRR1 | R/W | | XXXXXXXXB |
| 0000ССн | External Interrupt Level Register 1 | ELVR1 | R/W | External Interrupt 1 | 0000000в |
| 0000CDH | External Interrupt Level Register 1 | ELVR1 | R/W | | 0000000в |
| 0000CEH | External Interrupt Source Select Register | EISSR | R/W | | 0000000в |
| 0000CFH | PLL/Sub clock Control register | PSCCR | W | PLL | XXXX0000b |
| 0000D0н | DMA Buffer Address Pointer L Register | BAPL | R/W | | XXXXXXXXB |
| 0000D1н | DMA Buffer Address Pointer M Register | BAPM | R/W | | XXXXXXXXB |
| 0000D2н | DMA Buffer Address Pointer H Register | BAPH | R/W | | XXXXXXXXB |
| 0000D3н | DMA Control Register | DMACS | R/W | DMA | XXXXXXXXB |
| 0000D4н | I/O Register Address Pointer L Register | IOAL | R/W | | XXXXXXXXB |
| 0000D5н | I/O Register Address Pointer H Register | IOAH | R/W | | XXXXXXXXB |
| 0000D6н | Data Counter L Register | DCTL | R/W | | XXXXXXXXB |
| 0000D7н | Data Counter H Register | DCTH | R/W | | XXXXXXXXB |
| 0000D8H | Serial Mode Register 2 | SMR2 | W,R/W | | 0000000в |
| 0000D9н | Serial Control Register 2 | SCR2 | W,R/W | | 0000000в |
| 0000DAH | Reception/Transmission Data Register 2 | RDR2/TDR2 | R/W | | 0000000в |
| 0000DBH | Serial Status Register 2 | SSR2 | R,R/W | UART2 | 00001000в |
| 0000DCн | Extended Communication Control Register 2 | ECCR2 | R,W, R/W | | 000000XX _B |
| 0000DDH | Extended Status/Control Register 2 | ESCR2 | R/W | | 00000100в |
| 0000DEH | Baud Rate Generator Register 20 | BGR20 | R/W | | 0000000в |

| Address | Register | Abbreviation | Access | Resource name | Initial value | | |
|---------------------|---------------------------------|--------------|--------|------------------------------|---------------|--|--|
| 0000DFн | Baud Rate Generator Register 21 | BGR21 | R/W | UART2 | 0000000в | | |
| 0000E0H | | _ | | | | | |
| to 0000EF⊦ | | Reserve | d | | | | |
| 0000E1 н 0000F0н | | | | | | | |
| to | External area | | | | | | |
| 0000FFн | | | | | | | |
| 007900н to | | Reserve | d | | | | |
| 10 007907н | | neserve | u | | | | |
| 007908н | Reload Register L4 | PRLL4 | R/W | | XXXXXXXX | | |
| 007909н | Reload Register H4 | PRLH4 | R/W | 16-bit Programmable | XXXXXXXXB | | |
| 00790Ан | Reload Register L5 | PRLL5 | R/W | Pulse Generator 4/5 | XXXXXXXXB | | |
| 00790Вн | Reload Register H5 | PRLH5 | R/W | | XXXXXXXXB | | |
| 00790Сн | Reload Register L6 | PRLL6 | R/W | | XXXXXXXXB | | |
| 00790Dн | Reload Register H6 | PRLH6 | R/W | 16-bit Programmable Pulse | XXXXXXXXB | | |
| 00790E н | Reload Register L7 | PRLL7 | R/W | Generator 6/7 | XXXXXXXXB | | |
| 00790F н | Reload Register H7 | PRLH7 | R/W | | XXXXXXXXB | | |
| 007910 н | Reload Register L8 | PRLL8 | R/W | | XXXXXXXXB | | |
| 007911 н | Reload Register H8 | PRLH8 | R/W | 16-bit Programmable Pulse | XXXXXXXXB | | |
| 007912н | Reload Register L9 | PRLL9 | R/W | Generator 8/9 | XXXXXXX | | |
| 007913н | Reload Register H9 | PRLH9 | R/W | | XXXXXXXXB | | |
| 007914н | Reload Register LA | PRLLA | R/W | | XXXXXXXXB | | |
| 007915 н | Reload Register HA | PRLHA | R/W | 16-bit Programmable Pulse | XXXXXXXXB | | |
| 007916 н | Reload Register LB | PRLLB | R/W | Generator A/B | XXXXXXXXB | | |
| 007917 н | Reload Register HB | PRLHB | R/W | | XXXXXXXXB | | |
| 007918 н | Reload Register LC | PRLLC | R/W | | XXXXXXXXB | | |
| 007919 н | Reload Register HC | PRLHC | R/W | 16-bit Programmable Pulse | XXXXXXXXB | | |
| 00791Ан | Reload Register LD | PRLLD | R/W | Generator C/D | XXXXXXXXB | | |
| 00791В н | Reload Register HD | PRLHD | R/W | | XXXXXXXXB | | |
| 00791С н | Reload Register LE | PRLLE | R/W | | XXXXXXXXB | | |
| 00791D н | Reload Register HE | PRLHE | R/W | 16-bit Programmable Pulse | XXXXXXXXB | | |
| 00791E н | Reload Register LF | PRLLF | R/W | Generator E/F | XXXXXXXXB | | |
| 00791F н | Reload Register HF | PRLHF | R/W | | XXXXXXXXB | | |
| 007920н | Input Capture Register 0 | IPCP0 | R | | XXXXXXXXB | | |
| 007921 н | Input Capture Register 0 | IPCP0 | R | Input Capture 0/1 | XXXXXXX | | |
| 007922н | Input Capture Register 1 | IPCP1 | R | | XXXXXXXXB | | |
| 007923н | Input Capture Register 1 | IPCP1 | R | | XXXXXXXXB | | |

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value |
|--------------------------|---|-------------------|--------|--------------------|---------------|
| 007924н to 007927н | | Reserve | ed | | |
| 007928н | Input Capture Register 4 | IPCP4 | R | | XXXXXXXX |
| 007929н | Input Capture Register 4 | IPCP4 | R | | XXXXXXXX |
| 00792Ан | Input Capture Register 5 | IPCP5 | R | Input Capture 4/5 | XXXXXXXXB |
| 00792Вн | Input Capture Register 5 | IPCP5 | R | - | XXXXXXXXB |
| 00792Сн | Input Capture Register 6 | IPCP6 | R | | XXXXXXXXB |
| 00792D н | Input Capture Register 6 | IPCP6 | R | | XXXXXXXXB |
| 00792Е н | Input Capture Register 7 | IPCP7 | R | Input Capture 6/7 | XXXXXXXXB |
| 00792F н | Input Capture Register 7 | IPCP7 | R | - | XXXXXXXX |
| 007930н to 007937н | | Reserve | ed | | |
| 007938н | Output Compare Register 4 | OCCP4 | R/W | | XXXXXXXXB |
| 007939н | Output Compare Register 4 | OCCP4 | R/W | Output Compare 4/5 | XXXXXXXXB |
| 00793А н | Output Compare Register 5 | OCCP5 | R/W | | XXXXXXXXB |
| 00793Вн | Output Compare Register 5 | OCCP5 | R/W | | XXXXXXXXB |
| 00793Сн | Output Compare Register 6 | OCCP6 | R/W | | XXXXXXXXB |
| 00793Dн | Output Compare Register 6 | OCCP6 | R/W | Output Compare 6/7 | XXXXXXXAB |
| 00793E н | Output Compare Register 7 | OCCP7 | R/W | | XXXXXXXXB |
| 00793F н | Output Compare Register 7 | OCCP7 | R/W | | XXXXXXXXB |
| 007940н | Timer Data Register 0 | TCDT0 | R/W | | 0000000в |
| 007941 н | Timer Data Register 0 | TCDT0 | R/W | I/O Timer 0 | 0000000в |
| 007942н | Timer Control Status Register 0 | TCCSL0 | R/W | | 0000000в |
| 007943н | Timer Control Status Register 0 | TCCSH0 | R/W | | 0XXXXXXAB |
| 007944н | Timer Data Register 1 | TCDT1 | R/W | | 0000000в |
| 007945н | Timer Data Register 1 | TCDT1 | R/W | I/O Timer 1 | 0000000в |
| 007946н | Timer Control Status Register 1 | TCCSL1 | R/W | | 0000000в |
| 007947 н | Timer Control Status Register 1 | TCCSH1 | R/W | | 0XXXXXXAB |
| 007948 н | Timor Pogistor 0/Polood Posistor 0 | TMR0/ | R/W | 16-bit Reload | XXXXXXXXB |
| 007949 н | Timer Register 0/Reload Register 0 | TMRLR0 | R/W | Timer 0 | XXXXXXXXB |
| 00794Ан | Timer Degister 1/Delead Degister 1 | TMR1/ | R/W | 16-bit Reload | XXXXXXXXB |
| 00794В н | Timer Register 1/Reload Register 1 | TMRLR1 | R/W | Timer 1 | XXXXXXXXB |
| 00794Сн | | TMR2/ | R/W | 16-bit Reload | XXXXXXXXB |
| 00794Dн | Timer Register 2/Reload Register 2 | TMRLR2 | R/W | Timer 2 | XXXXXXXXB |
| 00794Е н | Timer Decister 0/Delection Constitution | TMR3/ | R/W | 16-bit Reload | XXXXXXXXB |
| 00794F н | Timer Register 3/Reload Register 3 | TMRLR3 | R/W | Timer 3 | XXXXXXX |

| Address | Register | Abbreviation | Access | Resource name | Initial value | |
|--------------------------|--|----------------|-------------|------------------------------|-----------------------|--|
| 007950н | Serial Mode Register 3 | SMR3 | W, R/W | | 0000000в | |
| 007951 н | Serial Control Register 3 | SCR3 | W, R/W | | 0000000в | |
| 007952н | Reception/Transmission Data Register 3 | RDR3/TDR3 | R/W | | 0000000в | |
| 007953н | Serial Status Register 3 | SSR3 | R,R/W | UART3 | 00001000в | |
| 007954н | Extended Communication Control Register 3 | ECCR3 | R,W, R/W | UAR13 | 000000XX _B | |
| 007955н | Extended Status Control Register 3 | ESCR3 | R/W | | 00000100в | |
| 007956н | Baud Rate Generator Register 30 | BGR30 | R/W | | 0000000в | |
| 007957н | Baud Rate Generator Register 31 | BGR31 | R/W | | 0000000в | |
| 007958н, 007959н | | Reserved | | | | |
| 007960н | Clock supervisor Control Register | CSVCR | R, R/W | Clock supervisor | 00011100в | |
| 007961н to 00796Dн | Reserved | | | | | |
| 00796Ен | CAN Direct Mode Register | CDMR | R/W | CAN Clock Sync | XXXXXXX0 _B | |
| 00796F н | Reserved | | | | | |
| 007970н | I ² C Bus Status Register 0 | IBSR0 | R | | 0000000в | |
| 007971 н | I ² C Bus Control Register 0 | IBCR0 | W,R/W | | 0000000в | |
| 007972н | I ² C 10-bit Slave Address Register 0 | ITBAL0 | R/W | | 0000000в | |
| 007973н | I-C TO-DIT Slave Address Register 0 | ITBAH0 | R/W | | 0000000в | |
| 007974н | I ² C 10-bit Slave Address Mask | ITMKL0 | R/W | I ² C Interface 0 | 11111111в | |
| 007975н | Register 0 | ITMKH0 | R/W | | 00111111в | |
| 007976н | I ² C 7-bit Slave Address Register 0 | ISBA0 | R/W | | 0000000в | |
| 007977н | I ² C 7-bit Slave Address Mask Register 0 | ISMK0 | R/W | | 01111111в | |
| 007978н | I ² C data register 0 | IDAR0 | R/W | | 0000000в | |
| 007979н, 00797Ан | | Reserved | | | | |
| 00797Вн | I ² C Clock Control Register 0 | ICCR0 | R/W | I ² C Interface 0 | 00011111в | |
| 00797Сн | | | | | | |
| to 0079A1⊦ | | Reserved | | | | |
| 0079А2 н | Flash Write Control Register 0 | FWR0 | R/W | Dual Operation | 0000000в | |
| 0079АЗн | Flash Write Control Register 1 | FWR1 | R/W | Dual Operation Flash | 0000000в | |
| 0079А4н | Sector Change Setting Register 0 | SSR0 | R/W | | 00XXXXX0 _B | |
| 0079А5н to 0079С1н | | Reserved | | | | |
| 0079С2н | | Setting Prohib | oited | | | |

(Continued)

| Pogistor | Abbroviation | Access | Besource name | Initial value | | | |
|-----------------------------------|---|---|---|---|--|--|--|
| negistei | ADDIEVIATION | ALLESS | nesource name | | | | |
| | Reserve | ed | | | | | |
| | | | | | | | |
| Detect Address Setting Register 0 | PADR0 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 0 | PADR0 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 0 | PADR0 | R/W | Address Match Detection 0 | XXXXXXXX | | | |
| Detect Address Setting Register 1 | PADR1 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 1 | PADR1 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 1 | PADR1 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXXX | | | |
| | | | | | | | |
| | Reserve | ed | | | | | |
| | 54556 | D 444 | | | | | |
| | _ | | | XXXXXXXX | | | |
| | | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 3 | PADR3 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 4 | PADR4 | R/W | Address Match | XXXXXXXX | | | |
| Detect Address Setting Register 4 | PADR4 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 4 | PADR4 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXXX | | | |
| Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXXX | | | |
| | | | | | | | |
| | Reserve | ed | | | | | |
| | | | | | | | |
| | | | | | | | |
| Reserved for CAN o | controller 1. Refe | er to "🔳 CAN | N CONTROLLERS" | | | | |
| | | | | | | | |
| | Pocon // | ad | | | | | |
| Reserved | | | | | | | |
| | Detect Address Setting Register 0 Detect Address Setting Register 0 Detect Address Setting Register 1 Detect Address Setting Register 1 Detect Address Setting Register 2 Detect Address Setting Register 2 Detect Address Setting Register 2 Detect Address Setting Register 3 Detect Address Setting Register 3 Detect Address Setting Register 3 Detect Address Setting Register 4 Detect Address Setting Register 4 Detect Address Setting Register 5 Detect Address Setting Register 5 Detect Address Setting Register 5 | Detect Address Setting Register 0 PADR0 Detect Address Setting Register 0 PADR0 Detect Address Setting Register 0 PADR0 Detect Address Setting Register 1 PADR1 Detect Address Setting Register 2 PADR2 Detect Address Setting Register 2 PADR2 Detect Address Setting Register 2 PADR2 Detect Address Setting Register 3 PADR2 Detect Address Setting Register 3 PADR3 Detect Address Setting Register 3 PADR3 Detect Address Setting Register 3 PADR3 Detect Address Setting Register 4 PADR4 Detect Address Setting Register 4 PADR4 Detect Address Setting Register 5 PADR4 Detect Address Setting Register 5 PADR5 Detect Address Setting Register 5 PADR5 <td>Detect Address Setting Register 0 PADR0 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 3 PADR2 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 4 PADR4 R/W Detect Address Setting Register 5 PADR4 R/W Detect Address Setting Register 5 PADR4 R/W Detect Address Setting Register 5 PADR5 R/W Detect Address Setting Register 5 PADR5 R</td> <td>Detect Address Setting Register 0 PADR0 R/W Detect Address Setting Register 0 PADR0 R/W Detect Address Setting Register 0 PADR0 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 4 PADR4 R/W Detect Address Setting Register 4 PADR3 R/W Detect Address Setting Register 5 PADR4 R/W Detect Address Setting Register 5 PADR4 R/W Detect Address Setting Register 5 PADR5 R/W Detect Address Setting Register 5 PADR5 R/W Detect Address Setting Register 5 PADR5</td> | Detect Address Setting Register 0 PADR0 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 3 PADR2 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 4 PADR4 R/W Detect Address Setting Register 5 PADR4 R/W Detect Address Setting Register 5 PADR4 R/W Detect Address Setting Register 5 PADR5 R/W Detect Address Setting Register 5 PADR5 R | Detect Address Setting Register 0 PADR0 R/W Detect Address Setting Register 0 PADR0 R/W Detect Address Setting Register 0 PADR0 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 1 PADR1 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 2 PADR2 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 3 PADR3 R/W Detect Address Setting Register 4 PADR4 R/W Detect Address Setting Register 4 PADR3 R/W Detect Address Setting Register 5 PADR4 R/W Detect Address Setting Register 5 PADR4 R/W Detect Address Setting Register 5 PADR5 R/W Detect Address Setting Register 5 PADR5 R/W Detect Address Setting Register 5 PADR5 | | | |

Notes : • Initial value of "X" represents unknown value.

• Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading unknown value.

CAN CONTROLLERS

- Compliant with CAN standard Version2.0 Part A and Part B
 Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

| Address | | | Access | Initial Value | |
|-----------------|---|--------------|--------|---------------|--|
| CAN1 | Register | ADDIEVIATION | ALLESS | | |
| 000080н | Message buffer enable register | BVALR | B/W | 0000000в | |
| 000081 н | message buller enable register | DVALI | 11/ VV | 0000000в | |
| 000082н | | | R/W | 0000000в | |
| 000083н | Transmit request register TREQR R/V | | | 0000000в | |
| 000084н | - Transmit cancel register TCANR W | | W | 0000000в | |
| 000085н | | | vv | 0000000в | |
| 000086н | Transmission complete register | TCR | B/W | 0000000в | |
| 000087н | Tansmission complete register | TON | 11/ VV | 0000000в | |
| 000088н | Receive complete register | RCR | R/W | 0000000в | |
| 000089н | Theceive complete register | non | 11/ VV | 0000000в | |
| 00008А н | Remote request receiving register | BRTRR | R/W | 0000000в | |
| 00008Вн | Themole request receiving register | IIIIINN | 11/ VV | 0000000в | |
| 00008Сн | Receive overrun register | ROVRR | R/W | 0000000в | |
| 00008Dн | | nuvnn | Π/ ٧٧ | 0000000в | |
| 00008Eн | Reception interrupt | RIER | R/W | 0000000в | |
| 00008Fн | enable register | | Π/ ٧٧ | 0000000в | |

List of Control Registers

| Address | Register | Abbreviation | Access | Initial Value | |
|-----------------|---------------------------------------|--------------|--------|-----------------------|--|
| CAN1 | negister | Appreviation | Access | Initial value | |
| 007D00н | Control status register | CSR | R/W, W | OXXXXOX1B | |
| 007D01 н | Control status register | USh | R/W, R | 00XXX000 _B | |
| 007D02н | Loot quant indiactor register | LEIR | R/W | 000Х0000в | |
| 007D03н | Last event indicator register | LEIR | H/VV | XXXXXXXXB | |
| 007D04н | Receive/transmit error counter | RTEC | R | 0000000в | |
| 007D05н | Receive/transmit error counter | NIEC | | 0000000в | |
| 007D06н | Bit timing register | BTR | R/W | 11111111в | |
| 007D07н | | DIN | n/ vv | Х1111111 в | |
| 007D08н | - IDE register | IDER | R/W | XXXXXXXX | |
| 007D09н | | IDEN | n/ vv | XXXXXXXXB | |
| 007D0Ан | - Transmit RTR register | TRTRR | R/W | 0000000в | |
| 007D0Bн | | ININN | H/ VV | 0000000в | |
| 007D0Cн | Remote frame receive waiting register | RFWTR | R/W | XXXXXXXX | |
| 007D0Dн | | | n/ vv | XXXXXXXXB | |
| 007D0Eн | Transmit interrupt | TIER | R/W | 0000000в | |
| 007D0Fн | enable register | HEN | n/ vv | 0000000в | |
| 007D10н | | | | XXXXXXXXB | |
| 007D11 н | Acceptance mask | AMSR | R/W | XXXXXXXXB | |
| 007D12н | select register | AIVION | | XXXXXXXXB | |
| 007D13н | | | | XXXXXXXXB | |
| 007D14н | | | | XXXXXXXXB | |
| 007D15н | Acceptance mask register 0 | AMR0 | R/W | XXXXXXXXB | |
| 007D16н | | | | XXXXXXXX | |
| 007D17н | | | | XXXXXXXXB | |
| 007D18н | | | | XXXXXXXX | |
| 007D19н | Accontance mask register 4 | AMR1 | R/W | XXXXXXXX | |
| 007D1Aн | Acceptance mask register 1 | | | XXXXXXXX | |
| 007D1Bн | 7 | | | XXXXXXXXB | |

| Address | Pagistar | A la la versita di a v | | Initial Value | |
|--------------------------|---------------------|-------------------------------|--------|-----------------------------|--|
| CAN1 | - Register | Abbreviation | Access | initial value | |
| 007C00н to 007C1Fн | General-purpose RAM | _ | R/W | XXXXXXXXB to XXXXXXXB | |
| 007С20н | _ | | | XXXXXXXXB XXXXXXXB | |
| 007C21н | ID register 0 | IDR0 | R/W | | |
| 007C22н | - | | | XXXXXXXXB XXXXXXXXB | |
| 007С23н | | | | ΧΧΧΧΧΧΧΑΒ | |
| 007C24н | _ | | | XXXXXXXXB | |
| 007C25н | ID register 1 | IDR1 | R/W | XXXXXXXXB | |
| 007С26 н | - Ŭ | | | XXXXXXXXB | |
| 007С27 н | | | | XXXXXXXXB | |
| 007C28н | | | | XXXXXXXXB | |
| 007C29н | - ID register 2 | IDR2 | R/W | XXXXXXXXB | |
| 007C2Aн | | | 10,00 | XXXXXXXXB | |
| 007C2Bн | | | | XXXXXXXXB | |
| 007С2Сн | | | | XXXXXXXXB | |
| 007C2Dн | ID register 2 | IDR3 | R/W | XXXXXXXXB | |
| 007C2Eн | - ID register 3 | IDR3 | L/ M | XXXXXXXXB | |
| 007C2Fн | | | | XXXXXXXXB | |
| 007С30 н | | | | XXXXXXXXB | |
| 007C31 н | | | | XXXXXXXXB | |
| 007С32 н | ID register 4 | IDR4 | R/W | XXXXXXXXB | |
| 007С33 н | | | | XXXXXXXXB | |
| 007С34 н | | | | XXXXXXXXB | |
| 007С35 н | | | | XXXXXXXXB | |
| 007С36 н | ID register 5 | IDR5 | R/W – | XXXXXXXXB | |
| 007С37 н | | | | XXXXXXXXB | |
| 007С38 н | | | | XXXXXXXXB | |
| 007C39н | | | | XXXXXXXXB | |
| 007СЗАн | ID register 6 | IDR6 | R/W – | XXXXXXXXB | |
| 007C3Bн | - | | | XXXXXXXXB | |
| 007С3Сн | | | + + | XXXXXXXXB | |
| 007C3Dн | | | DAV | XXXXXXXXB | |
| 007C3Eн | ID register 7 | IDR7 | R/W | XXXXXXXXB | |
| 007C3Fн | | | | XXXXXXXXB | |

List of Message Buffers (ID Registers)

| Address | Register | Abbreviation | Access | Initial Value |
|-----------------|----------------|--------------|--------|---------------|
| CAN1 | | | | |
| 007С40н | | | | XXXXXXXXB |
| 007C41н | ID register 8 | IDR8 | R/W | XXXXXXXXB |
| 007C42н | | | 17.00 | XXXXXXXXB |
| 007C43н | | | | XXXXXXXXB |
| 007C44н | | | | XXXXXXXXB |
| 007C45н | ID register 0 | IDR9 | | XXXXXXXXB |
| 007С46н | ID register 9 | IDR9 | R/W | XXXXXXXXB |
| 007С47н | | | | XXXXXXXXB |
| 007C48н | | | | XXXXXXXXB |
| 007C49н | ID register 10 | IDR10 | DAA | XXXXXXXXB |
| 007С4Ан | | IDRIU | R/W | XXXXXXXXB |
| 007С4Вн | | | | XXXXXXXXB |
| 007С4Сн | ID register 11 | | | XXXXXXXXB |
| 007C4Dн | | IDR11 | R/W - | XXXXXXXXB |
| 007С4Ен | | | | XXXXXXXXB |
| 007C4Fн | | | | XXXXXXXXB |
| 007С50н | | | | XXXXXXXXB |
| 007C51н | ID register 10 | IDR12 | R/W | XXXXXXXXB |
| 007С52н | ID register 12 | IDR 12 | H/ VV | XXXXXXXXB |
| 007С53н | | | | XXXXXXXXB |
| 007С54н | | | | XXXXXXXXB |
| 007С55н | ID register 12 | IDR13 | R/W | XXXXXXXXB |
| 007С56н | ID register 13 | 1013 | | XXXXXXXXB |
| 007С57 н | | | | XXXXXXXXB |
| 007С58н | | | | XXXXXXXXB |
| 007С59н | ID register 14 | | | XXXXXXXXB |
| 007С5Ан | ID register 14 | IDR14 | R/W | XXXXXXXXB |
| 007С5Вн | | | | XXXXXXXXB |
| 007С5Сн | | | | XXXXXXXX |
| 007C5Dн | ID register 15 | | | XXXXXXXXB |
| 007С5Ен | ID register 15 | IDR15 | R/W | XXXXXXXX |
| 007C5Fн | | | | XXXXXXXXB |

| Address | Desister | Abbrovistics | A | Initial Value |
|-----------------|-----------------|--------------|----------|-----------------------|
| CAN1 | Register | Abbreviation | Access | Initial Value |
| 007С60н | DLC register 0 | DLCR0 | R/W | XXXXXXXXB |
| 007C61 н | DEC register 0 | DECINO | 10.00 | ЛЛЛЛЛЛВ |
| 007С62н | DLC register 1 | DLCR1 | R/W | XXXXXXXX _B |
| 007С63 н | | DEGITI | 1000 | ЛЛЛЛЛЛВ |
| 007С64 н | DLC register 2 | DLCR2 | R/W | XXXXXXXX _B |
| 007С65н | DEO register 2 | DECITZ | 1000 | |
| 007С66н | DLC register 3 | DLCR3 | R/W | XXXXXXXX _B |
| 007С67 н | DEO register 5 | DECINS | 1000 | |
| 007С68 н | DLC register 4 | DLCR4 | R/W | XXXXXXXX _B |
| 007С69 н | DEC register 4 | DECI14 | 1000 | ЛЛЛЛЛЛВ |
| 007С6Ан | DLC register 5 | DLCR5 | R/W | XXXXXXXX _B |
| 007С6Вн | | DECITS | 1000 | ЛЛЛЛЛЛВ |
| 007С6Сн | DLC register 6 | DLCR6 | R/W | XXXXXXXX _B |
| 007C6Dн | DEC register 0 | DECINO | 1000 | |
| 007С6Ен | DLC register 7 | DLCR7 | R/W | XXXXXXXX _B |
| 007C6Fн | | DEOIN | 1000 | |
| 007C70н | DLC register 8 | DLCR8 | R/W | XXXXXXXX _B |
| 007C71н | DEO register o | DECINO | 1000 | |
| 007С72н | DLC register 9 | DLCR9 | R/W | XXXXXXXX _B |
| 007С73н | DEO logister o | DECHIS | 1000 | |
| 007C74н | DLC register 10 | DLCR10 | R/W | XXXXXXXX _B |
| 007С75 н | DEO TOGISION TO | DEORITO | 10,00 | |
| 007С76н | DLC register 11 | DLCR11 | R/W | XXXXXXXX _B |
| 007С77 н | DEO register 11 | DEORT | 1000 | |
| 007C78 н | DLC register 12 | DLCR12 | R/W | XXXXXXXX _B |
| 007C79н | | DEOTTE | 10,00 | |
| 007С7Ан | DLC register 13 | DLCR13 | R/W | XXXXXXXX _B |
| 007С7Вн | | Deorrio | 11/ 77 | |
| 007С7Сн | DLC register 14 | DLCR14 | R/W | XXXXXXXX _B |
| 007C7Dн | | | 11/74 | |
| 007С7Ен | DLC register 15 | DLCR15 | R/W | XXXXXXXX _B |
| 007C7Fн | | DEOITIG | I U/ V V | |

List of Message Buffers (DLC Registers and Data Registers)

| Address | Dogistor | Abbreviation | Access | Initial Value |
|--------------------------|-------------------------------|--------------|--------|-------------------------------|
| CAN1 | Register | ADDIEVIALION | Access | |
| 007С80н to 007С87н | Data register 0 (8 bytes) | DTR0 | R/W | XXXXXXXXXB to XXXXXXXXB |
| 007C88н to 007C8Fн | Data register 1 (8 bytes) | DTR1 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007С90н to 007С97н | Data register 2 (8 bytes) | DTR2 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007С98н to 007С9Fн | Data register 3 (8 bytes) | DTR3 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СА0н to 007СА7н | Data register 4 (8 bytes) | DTR4 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007CA8н to 007CAFн | Data register 5 (8 bytes) | DTR5 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СВ0н to 007СВ7н | Data register 6 (8 bytes) | DTR6 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007CB8н to 007CBFн | Data register 7 (8 bytes) | DTR7 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СС0н to 007СС7н | Data register 8 (8 bytes) | DTR8 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СС8н to 007ССFн | Data register 9 (8 bytes) | DTR9 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007CD0н to 007CD7н | Data register 10 (8 bytes) | DTR10 | R/W | XXXXXXXXXB to XXXXXXXXB |
| 007CD8н to 007CDFн | Data register 11 (8 bytes) | DTR11 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СЕ0н to 007СЕ7н | Data register 12 (8 bytes) | DTR12 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СЕ8н to 007СЕГн | Data register 13 (8 bytes) | DTR13 | R/W | XXXXXXXXB to XXXXXXXXB |

| Address | Deriotor | Abbrovistion | A | Initial Value | |
|--------------------------|-------------------------------|--------------|--------|-----------------------------|--|
| CAN1 | Register | Abbreviation | Access | initial value | |
| 007CF0н to 007CF7н | Data register 14 (8 bytes) | DTR14 | R/W | XXXXXXXXB to XXXXXXXB | |
| 007CF8н to 007CFFн | Data register 15 (8 bytes) | DTR15 | R/W | XXXXXXXXB to XXXXXXXB | |

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

| Interrupt cause | El ² OS | DMA ch | Interru | ot vector | | ot control ister | |
|-------------------------------|--------------------|--------|---------|----------------------------|--------|---------------------|--|
| | corresponding | number | Number | Address | Number | Address | |
| Reset | Ν | | #08 | FFFFDC H | | | |
| INT9 instruction | N | | #09 | FFFFD8⊦ | | | |
| Exception | N | | #10 | FFFFD4н | | | |
| Reserved | Ν | | #11 | FFFFD0⊦ | | 0000000 | |
| Reserved | N | | #12 | FFFFCC _H | ICR00 | 0000В0н | |
| CAN 1 RX / Input Capture 6 | Y1 | | #13 | FFFFC8 _H | | 0000001 | |
| CAN 1 TX/NS / Input Capture 7 | Y1 | | #14 | FFFFC4 _H | ICR01 | 0000B1н | |
| I ² C | N | | #15 | FFFFC0н | | 0000000 | |
| Reserved | N | | #16 | FFFFBC H | ICR02 | 0000B2н | |
| 16-bit Reload Timer 0 | Y1 | 0 | #17 | FFFFB8 _H | | 0000000 | |
| 16-bit Reload Timer 1 | Y1 | 1 | #18 | FFFFB4н | ICR03 | 0000ВЗн | |
| 16-bit Reload Timer 2 | Y1 | 2 | #19 | FFFFB0н | 10004 | 0000004 | |
| 16-bit Reload Timer 3 | Y1 | | #20 | FFFFAC H | ICR04 | 0000B4н | |
| PPG 4/5 | N | | #21 | FFFFA8⊦ | | 000005 | |
| PPG 6/7 | N | | #22 | FFFFA4н | ICR05 | 0000В5н | |
| PPG 8/9/C/D | N | | #23 | FFFFA0 _H | | 0000В6н | |
| PPG A/B/E/F | N | | #24 | FFFF9C _H | ICR06 | | |
| Timebase Timer | N | | #25 | FFFF98⊦ | | 000007 | |
| External Interrupt 8 to 11 | Y1 | 3 | #26 | FFFF94⊦ | ICR07 | 0000B7н | |
| Watch Timer | N | | #27 | FFFF90H | | 0000000 | |
| External Interrupt 12 to 15 | Y1 | 4 | #28 | FFFF8CH | ICR08 | 0000B8н | |
| A/D Converter | Y1 | 5 | #29 | FFFF88⊦ | | 0000000 | |
| I/O Timer 0 / I/O Timer 1 | N | | #30 | FFFF84H | ICR09 | 0000В9н | |
| Input Capture 4/5 | Y1 | 6 | #31 | FFFF80H | 10010 | 00000 | |
| Output Compare 4/5 | Y1 | 7 | #32 | FFFF7C _H | ICR10 | 0000BAн | |
| Input Capture 0/1 | Y1 | 8 | #33 | FFFF78⊦ | | 000000 | |
| Output Compare 6/7 | Y1 | 9 | #34 | FFFF74 _H | ICR11 | 0000BBн | |
| Reserved | N | 10 | #35 | FFFF70⊦ | | 0000000 | |
| Reserved | N | 11 | #36 | FFFF6CH | ICR12 | 0000BCн | |
| UART 3 RX | Y2 | 12 | #37 | FFFF68⊦ | 10040 | 000000 | |
| UART 3 TX | Y1 | 13 | #38 | FFFF64 _H | ICR13 | 0000BDн | |

(Continued)

| Interrupt cause | El ² OS corresponding | DMA ch number | Interrup | ot vector | Interrupt control register | | |
|-------------------|-------------------------------------|------------------|----------|-----------|----------------------------|---------|--|
| | corresponding | number | Number | Address | Number | Address | |
| UART 2 RX | Y2 | 14 | #39 | FFFF60⊦ | ICR14 | 0000BEH | |
| UART 2 TX | Y1 | 15 | #40 | FFFF5CH | | UUUUDEH | |
| Flash memory | N | — | #41 | FFFF58н | ICR15 | 0000BFH | |
| Delayed interrupt | N | | #42 | FFFF54⊦ | | UUUUDFH | |

Y1 : Usable

Y2 : Usable, with EI2OS stop function

N : Unusable

Notes : • The peripheral resources sharing the ICR register have the same interrupt level.

• When the peripheral resources sharing the ICR register use extended intelligent I/O service, only one can use EI²OS at a time.

• When either of the two peripheral resources sharing the ICR register specifies EI²OS, the other one cannot use interrupts.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

| Parameter | Symbol | Rat | ting | Unit | Remarks |
|--|----------|-----------|-----------|------|-------------------|
| Falameter | Symbol | Min | Max | Unit | neillaiks |
| | Vcc | Vss - 0.3 | Vss + 6.0 | V | |
| Power supply voltage*1 | AVcc | Vss - 0.3 | Vss + 6.0 | V | $Vcc = AVcc^{*2}$ |
| | AVRH | Vss - 0.3 | Vss + 6.0 | V | AVcc ≥ AVRH*2 |
| Input voltage*1 | VI | Vss - 0.3 | Vss + 6.0 | V | *3 |
| Output voltage*1 | Vo | Vss - 0.3 | Vss + 6.0 | V | *3 |
| Maximum Clamp Current | | -4.0 | +4.0 | mA | *5 |
| Total Maximum Clamp Current | ΣIIclamp | | 40 | mA | *5 |
| "L" level maximum output current | lol | | 15 | mA | *4 |
| "L" level average output current | Iolav | | 4 | mA | *4 |
| "L" level maximum overall output current | ΣΙοι | | 100 | mA | *4 |
| "L" level average overall output current | ΣΙοιαν | | 50 | mA | *4 |
| "H" level maximum output current | Іон | | -15 | mA | *4 |
| "H" level average output current | Іонач | | -4 | mA | *4 |
| "H" level maximum overall output current | ΣІон | | -100 | mA | *4 |
| "H" level average overall output current | ΣΙοήαν | | -50 | mA | *4 |
| Power consumption | PD | | 320 | mW | |
| Operating temperature | т. | -40 | +105 | °C | |
| Operating temperature | TA | -40 | +125 | °C | *6 |
| Storage temperature | Тѕтс | -55 | +150 | °C | |

(Continued)


- *1: This parameter is based on $V_{SS} = AV_{SS} = 0 V$
- *2: Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.
- *3: VI and Vo should not exceed Vcc + 0.3 V. VI should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.

*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67

*5: • Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45,

P50 to P56 (for evaluation device : P50 to P55) , P60 to P67

- Use within recommended operating conditions.
- Use at DC voltage (current)
- The +B signal should always be applied a connecting limit resistance between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Recommended circuit sample:



*6 : If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

| Parameter | Symbol | | Value | | Unit | Remarks |
|-----------------------|--------------|-----|-------|------|------|---|
| rarameter | Symbol | Min | Тур | Мах | Unit | nemarks |
| | | 4.0 | 5.0 | 5.5 | V | Under normal operation |
| Power supply voltage | Vcc, AVcc | 3.5 | 5.0 | 5.5 | V | Under normal operation, when not using the A/D converter and not Flash programming. |
| | AVCC | 4.5 | 5.0 | 5.5 | V | When External bus is used. |
| | | 3.0 | | 5.5 | V | Maintains RAM data in stop mode |
| Smoothing capacitor | Cs | 0.1 | | 1.0 | μF | Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the Vcc pin should be greater than this capacitor. |
| Operating temperature | TA | -40 | | +125 | °C | * |

2. Recommended Operating Conditions

(Vss = AVss = 0 V)

* : If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, fcp \leq 24 MHz, V_{SS} = AV_{SS} = 0 V)

| Parameter | Sym- | Pin | Condition | | Value | | Unit | Remarks | |
|------------------------------------|------|----------------------------------|---|---------------------|-------|-----------|------|---|--|
| Parameter | bol | Pin | Condition | Min | Тур | Max | Unit | Remarks | |
| | Vihs | | | 0.8 Vcc | | Vcc+0.3 | V | Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50) | |
| | Viha | | | 0.8 Vcc | _ | Vcc + 0.3 | V | Pin inputs if Automotive input levels are selected | |
| "H" level input | VIHT | | | 2.0 | _ | Vcc + 0.3 | V | Pin inputs if TTL input levels are selected | |
| voltage (At Vcc = 5 V ± 10%) | Vihs | | | 0.7 Vcc | _ | Vcc + 0.3 | V | P12, P15, P50 inputs if CMOS input levels are selected | |
| | VIHI | | | 0.7 Vcc | _ | Vcc + 0.3 | V | P44, P45 inputs if CMOS hysteresis input levels are selected | |
| | VIHR | | _ | 0.8 Vcc | | Vcc + 0.3 | V | RST input pin (CMOS hysteresis) | |
| | VIHM | — | | Vcc-0.3 | | Vcc+0.3 | V | MD input pin | |
| | VILS | | | Vss – 0.3 | | 0.2 Vcc | V | Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50) | |
| | VILA | | | Vss - 0.3 | | 0.5 Vcc | V | Pin inputs if Automotive input levels are selected | |
| "L" level input | VILT | | | Vss - 0.3 | _ | 0.8 | V | Pin inputs if TTL input levels are selected | |
| voltage (At Vcc = 5 V ± 10%) | VILS | _ | | Vss – 0.3 | _ | 0.3 Vcc | V | P12, P15, P50 inputs if CMOS input levels are selected | |
| | Vili | _ | | Vss – 0.3 | _ | 0.3 Vcc | V | P44, P45 inputs if CMOS hysteresis input levels are selected | |
| | VILR | | | Vss - 0.3 | | 0.2 Vcc | V | RST input pin (CMOS hysteresis) | |
| | VILM | | | $V_{\text{SS}}-0.3$ | | Vss + 0.3 | V | MD input pin | |
| Output "H" voltage | Vон | Normal outputs | $V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$ | Vcc-0.5 | | | V | | |
| Output "H" voltage | Vоні | I ² C current outputs | $\label{eq:Vcc} \begin{array}{l} V_{\text{CC}} = 4.5 \text{ V}, \\ I_{\text{OH}} = -3.0 \text{ mA} \end{array}$ | Vcc-0.5 | | | V | | |

| Parameter | Sym- | Pin | Condition | | Value | | Unit | Remarks | |
|-------------------------|----------|---|--|-----|-------|-----|------|----------------------------------|--|
| Parameter | bol | PIN | Condition | Min | Тур | Max | Unit | Remarks | |
| Output "L" voltage | Vol | Normal outputs | V _{CC} = 4.5 V, I _{OL} = 4.0 mA | | _ | 0.4 | V | | |
| Output "L" voltage | Voli | I ² C current outputs | $\label{eq:Vcc} \begin{array}{l} V_{\text{CC}} = 4.5 \ \text{V}, \\ I_{\text{OL}} = 3.0 \ \text{mA} \end{array}$ | | | 0.4 | V | | |
| Input leak current | lı∟ | _ | Vcc = 5.5 V, Vss < Vı < Vcc | - 1 | | + 1 | μA | | |
| Pull-up resistance | Rup | P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST | | 25 | 50 | 100 | kΩ | | |
| Pull-down resistance | Rdown | MD2 | | 25 | 50 | 100 | kΩ | Except Flash memory devices | |
| | | | $V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At normal operation. | _ | 48 | 60 | mA | | |
| | lcc | | $V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At writing Flash memory. | _ | 53 | 65 | mA | Flash memory devices | |
| | | | $V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At erasing Flash memory. | | 58 | 70 | mA | Flash memory devices | |
| Power supply current | Iccs | Vcc | $V_{cc} = 5.0 V$, Internal frequency : 24 MHz, At Sleep mode. | _ | 25 | 35 | mA | | |
| | Істѕ | | Vcc = 5.0 V, Internal frequency : 2 MHz, | _ | 0.3 | 0.8 | mA | Devices without "T"-suffix | |
| | | | At Main Timer mode | | 0.4 | 1.0 | mA | Devices with "T"-suffix | |
| | ICTSPLL6 | | $V_{CC} = 5.0 V$, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz | | 4 | 7 | mA | | |

(T_A = -40 °C to +125 °C, V_{\rm CC} = 5.0 V \pm 10%, f_{\rm CP} \leq 24 MHz, V_{\rm SS} = AV_{\rm SS} = 0 V)

| Deremeter | Sym- | Pin | Condition | | Value | | Unit | Remarks | |
|--------------|-----------------------------|--|---|---|-------|-----|--|--|--|
| Parameter | bol | Pin | Condition | Min | Тур | Max | Unit | Remarks | |
| | | $V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation $T_A = +25^{\circ}C$ | | 70 | 140 | μA | MB90F351E MB90F352E MB90351E MB90352E MB90F356E MB90F357E MB90356E MB90357E | | |
| | | Iccl Vcc | | $V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation $T_A = +25^{\circ}C$ | | 100 | 200 | μΑ | MB90F356E MB90F357E MB90356E MB90357E |
| Power supply | Power supply urrent lcc∟ | | $V_{cc} = 5.0 V$, Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^{\circ}C$ | | 100 | 200 | μΑ | MB90F356ES MB90F357ES MB90356ES MB90357ES | |
| current | | | $V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation $T_A = +25^{\circ}C$ | | 120 | 240 | μΑ | MB90F351TE MB90F352TE MB90351TE MB90352TE MB90F356TE MB90F357TE MB90356TE MB90357TE | |
| | | | $V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation $T_A = +25^{\circ}C$ | _ | 150 | 300 | μA | MB90F356TE MB90F357TE MB90356TE MB90357TE | |
| | | | $V_{CC} = 5.0 V$, Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^{\circ}C$ | | 150 | 300 | μΑ | MB90F356TES MB90F357TES MB90356TES MB90357TES | |

(T_A = -40 °C to +125 °C, V_{\rm CC} = 5.0 V \pm 10%, fc_P \leq 24 MHz, V_{\rm SS} = AV_{\rm SS} = 0 V)

| Parameter | Sym- | Pin | Condition | Value | | | Unit | Remarks |
|--------------|-------|-----------|---|-------|-----|-----|------|--|
| Farameter | bol | PIII | Condition | Min | Тур | Max | Unit | nemarks |
| | | | $V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock supervisor, At sub sleep $T_A = +25^{\circ}C$ | | 20 | 50 | μΑ | MB90F351E MB90F352E MB90351E MB90352E MB90F356E MB90F357E MB90356E MB90357E |
| | | | $V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep $T_A = +25^{\circ}C$ | _ | 60 | 200 | μΑ | MB90F356E MB90F357E MB90356E MB90357E |
| Power supply | | Iccls Vcc | $V_{CC} = 5.0 V$, Internal CR oscillation/ 4 division, At sub sleep $T_A = +25^{\circ}C$ | | 60 | 200 | μΑ | MB90F356ES MB90F357ES MB90356ES MB90357ES |
| current | ICCLS | | $V_{cc} = 5.0 V$, Internal frequency: 8 kHz, At sub sleep $T_A = +25^{\circ}C$ | | 70 | 150 | μΑ | MB90F351TE MB90F352TE MB90351TE MB90352TE MB90F356TE MB90F357TE MB90356TE MB90357TE |
| | | | $V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep $T_A = +25^{\circ}C$ | | 110 | 300 | μΑ | MB90F356TE MB90F357TE MB90356TE MB90357TE |
| | | | $V_{CC} = 5.0 V$, Internal CR oscillation/ 4 division, At sub sleep $T_A = +25^{\circ}C$ | | 110 | 300 | μΑ | MB90F356TES MB90F357TES MB90356TES MB90357TES |

(T_A = -40 °C to +125 °C, V_{\rm CC} = 5.0 V \pm 10%, f_{\rm CP} \leq 24 MHz, V_{\rm SS} = AV_{\rm SS} = 0 V)

(T_A = -40 °C to +125 °C, V_{\rm CC} = 5.0 V \pm 10%, f_{\rm CP} \leq 24 MHz, V_{\rm SS} = AV_{\rm SS} = 0 V)

| Parameter | Sym- | Pin | Condition | | Value | | Unit | Remarks |
|----------------------|------|---|--|-----|-------|-----|------|--|
| Parameter | bol | Pin | Condition | Min | Тур | Max | Unit | Remarks |
| | | | $V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock supervisor, At watch mode $T_A = +25^{\circ}C$ | | 10 | 35 | μΑ | MB90F351E MB90F352E MB90351E MB90352E MB90F356E MB90F357E MB90356E MB90357E |
| | | | $V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During operating clock su- pervisor, At watch mode $T_A = +25^{\circ}C$ | _ | 25 | 150 | μΑ | MB90F356E MB90F357E MB90356E MB90357E |
| | | | $V_{CC} = 5.0 V$, Internal CR oscillation/ 4 division, At watch mode $T_A = +25^{\circ}C$ | _ | 25 | 150 | μA | MB90F356ES MB90F357ES MB90356ES MB90357ES |
| Power supply current | Ісст | Vcc | $V_{CC} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock supervisor, At watch mode $T_A = +25^{\circ}C$ | | 60 | 140 | μΑ | MB90F351TE MB90F352TE MB90351TE MB90352TE MB90F356TE MB90F357TE MB90356TE MB90357TE |
| | | | $V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock supervisor, At watch mode $T_A = +25^{\circ}C$ | _ | 80 | 250 | μΑ | MB90F356TE MB90F357TE MB90356TE MB90357TE |
| | | | $V_{cc} = 5.0 V$, Internal CR oscillation/ 4 division, At watch mode $T_A = +25^{\circ}C$ | _ | 80 | 250 | μA | MB90F356TES MB90F357TES MB90356TES MB90357TES |
| | Іссн | - | Vcc = 5.0 V, At stop mode, | | 7 | 25 | μA | Devices without "T"-suffix |
| | | | $T_A = +25^{\circ}C$ | | 60 | 130 | μA | Devices with "T"-suffix |
| Input capacity | Cin | Other than C, AVcc, AVss, AVRH, Vcc, Vss | — | | 5 | 15 | pF | |


4. AC Characteristics


(1) Clock Timing

| Demonster | O was had | Dire | | Value | | 11 | Dementer |
|--------------------------------|--------------|----------|-------|--------|-----|------|--|
| Parameter | Symbol | Pin | Min | Тур | Max | Unit | Remarks |
| | | | 3 | | 16 | MHz | 1/2 (at PLL stop) When using an oscillation circuit |
| | | | 4 | — | 16 | MHz | 1 multiplied PLL When using an oscillation circuit |
| | | X0, X1 | 4 | | 12 | MHz | 2 multiplied PLL When using an oscillation circuit |
| | | AU, AT | 4 | | 8 | MHz | 3 multiplied PLL When using an oscillation circuit |
| | | | 4 | | 6 | MHz | 4 multiplied PLL When using an oscillation circuit |
| | fc | | | | 4 | MHz | 6 multiplied PLL When using an oscillation circuit |
| Clock frequency | IC | | 3 | | 24 | MHz | 1/2 (at PLL stop), When using an external clock |
| | | XO | 4 | — | 24 | MHz | 1 multiplied PLL When using an external clock |
| | | | 4 | — | 12 | MHz | 2 multiplied PLL When using an external clock |
| | | | 4 | — | 8 | MHz | 3 multiplied PLL When using an external clock |
| | | | 4 | — | 6 | MHz | 4 multiplied PLL When using an external clock |
| | | | _ | | 4 | MHz | 6 multiplied PLL When using an external clock |
| | fc∟ | X0A, X1A | _ | 32.768 | 100 | kHz | When using sub clock |
| | t cy∟ | X0, X1 | 62.5 | | 333 | ns | When using an oscillation circuit |
| Clock cycle time | ICYL | X0 | 41.67 | — | 333 | ns | When using an external clock |
| | tcyll | X0A, X1A | 10 | 30.5 | _ | μs | |
| Input clock pulse width | Pwh, Pwl | X0 | 10 | | | ns | Duty ratio should be about |
| | PWHL, PWLL | X0A | 5 | 15.2 | | μs | 30% to 70%. |
| Input clock rise and fall time | tcr, tcr | X0 | | | 5 | ns | When using an external clock |

(T_A = -40 °C to +125 °C, V_{\rm CC} = 5.0 V \pm 10%, fcp \leq 24 MHz, V_{\rm SS} = AV_{\rm SS} = 0 V)

| (continued) | | (T _A = -40 | °C to + | I25 °C, ∖ | /cc = 5.0 |) V ± 10 | %, fcp \leq 24 MHz, Vss = AVss = 0 V) |
|-------------------------------------|-----------------|-----------------------|---------|-----------|-----------|----------|---|
| Parameter | Symbol | Pin | | Value | | Unit | Remarks |
| Falameter | Symbol | FIII | Min | Тур | Max | Unit | neillaiks |
| Internal operating | fср | | 1.5 | _ | 24 | MHz | When using main clock |
| clock frequency (machine clock) | fcpl | — | | 8.192 | 50 | kHz | When using sub clock |
| Internal operating | t _{CP} | | 41.67 | _ | 666 | ns | When using main clock |
| clock cycle time (machine clock) | tcpl | | 20 | 122.1 | | μs | When using sub clock |






(2) Reset Standby Input


| | | | (T _A = −40 °C to +125 °C, V _{CC} = 5.0 | $V \pm 10$ | 0%, fc⊵ ≤ | \leq 24 MHz, Vss = AVss = 0 V) |
|---------------------|---------------|------------|--|------------|-----------|---|
| Parameter | Symbol | Pin | Value | | Unit | Remarks |
| Farameter | Symbol | | Min | Max | Unit | nemarks |
| | | | 500 | | ns | Under normal operation |
| Reset input time | t rstl | tristl RST | Oscillation time of oscillator* $+100 \ \mu s$ | | μs | In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode |
| | | | 100 | _ | μs | In Main timer mode and PLL timer mode |


* : Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μs to several ms. With an external clock, the oscillation time is 0 ms.




(3) Power On Reset

| $(T_A = -40 \text{ °C to } +125 \text{ °C}, \text{ Vcc} = 5.0 \text{ V} \pm 10\%, \text{ fcp} \le 24 \text{ MHz}, \text{ Vss} = \text{AVss} = 0 \text{ V}$ | | | | | | | | | | | |
|--|--------|------|-----------|-------|-----|------|-----------------------------|--|--|--|--|
| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks | | | | |
| | | FIII | | Min | Max | Unit | nemarka | | | | |
| Power on rise time | tR | Vcc | | 0.05 | 30 | ms | | | | | |
| Power off time | toff | Vcc | | 1 | | ms | Waiting time until power-on | | | | |






Note : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you start up smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



(4) Clock Output Timing

 $(T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ V_{SS} = 0.0 \ V, \ f_{CP} \le 24 \ MHz)$

| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks |
|---------------------------------|---|-----|-----------|-------|-----|--------------|--------------|
| | Symbol | · | | Min | Max | Onic | nemarks |
| Cycle time | tcyc | CLK | CLK — | 62.5 | — | ns | fcp = 16 MHz |
| | LCYC | | | 41.76 | | ns | fcp = 24 MHz |
| | $CLK \uparrow \rightarrow CLK \downarrow$ torce CLK | | 20 | | ns | fcp = 16 MHz | |
| $CLK \vdash \to CLK \downarrow$ | | OLK | | 13 | | ns | fcp = 24 MHz |




(5) Bus Timing (Read)

(T_A = -40°C to +105°C, Vcc = 5.0 V \pm 10 %, Vss = 0.0 V, f_{CP} \leq 24 MHz)

| Parameter | Sym- | Pin | Condition | Va | Unit | |
|--|---------------|-------------------------------------|-----------|-------------------------------|-------------------------------|------|
| Falameter | bol | E III | Condition | Min | Мах | Unit |
| ALE pulse width | tlhll | ALE | | tcp/2 – 10 | | ns |
| Valid address \rightarrow ALE \downarrow time | tavll | ALE, A21 to A16, AD15 to AD00 | | tcp/2 - 20 | | ns |
| $ALE \downarrow \rightarrow Address valid time$ | tllax | ALE, AD15 to AD00 | | tcp/2 – 15 | | ns |
| Valid address $\rightarrow \overline{RD} \downarrow$ time | tavrl | A21 to A16, AD15 to AD00, RD | | tcp – 15 | | ns |
| Valid address \rightarrow Valid data input | tavdv | A21 to A16, AD15 to AD00 | | _ | 5 tcp/2 – 60 | ns |
| RD pulse width | trlrh | RD | | (n*+3/2) t _{CP} - 20 | | ns |
| $\overline{RD}\downarrow \to Valid$ data input | trldv | RD, AD15 to AD00 | | | (n*+3/2) t _{CP} – 50 | ns |
| $\overline{RD} \uparrow \rightarrow Data$ hold time | t RHDX | RD, AD15 to AD00 | | 0 | | ns |
| $\overline{RD} \uparrow \rightarrow ALE \uparrow time$ | trhlh | RD, ALE | | tcp/2 – 15 | | ns |
| $\overline{RD} \uparrow \rightarrow Address$ valid time | t RHAX | RD, A21 to A16 | | tcp/2 – 10 | | ns |
| Valid address \rightarrow CLK \uparrow time | tavch | A21 to A16, AD15 to AD00, CLK | | tcp/2 – 16 | | ns |
| $\overline{RD} \downarrow \rightarrow CLK \uparrow time$ | t RLCH | RD, CLK | | tcp/2 – 15 | | ns |
| ALE $\downarrow \rightarrow \overline{RD} \downarrow$ time | tllrl | ALE, RD | | tcp/2 – 15 | | ns |

* : Number of ready cycles




(6) Bus Timing (Write)

| Parameter | Symbol | Pin | Condition | Value | 9 | Unit |
|--|---------------|------------------------------------|-----------|------------------|-----|------|
| Farameter | Symbol | FIII | Condition | Min | Max | Om |
| Valid address $\rightarrow \overline{WR} \downarrow$ time | t avwl | A21 to A16, AD15 to AD00, WR | | tcp-15 | _ | ns |
| WR pulse width | t w∟wн | WR | | (n*+3/2)tcp - 20 | | ns |
| Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time | tovwн | AD15 to AD00, WR | | (n*+3/2)tcp - 20 | | ns |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ Data hold time | twhdx | AD15 to AD00, WR | | 15 | | ns |
| $\overline{WR} \uparrow \rightarrow Address valid time$ | twhax | A21 to A16, WR | | tcp/2 - 10 | | ns |
| $\overline{WR} \uparrow \rightarrow ALE \uparrow time$ | twhlh | WR, ALE | | tcp/2 – 15 | — | ns |
| $\overline{WR} \downarrow \rightarrow CLK \uparrow time$ | twlch | WR, CLK | | tcp/2 – 15 | | ns |

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10 %, V_{SS} = 0.0 V, f_{CP} \le 24 MHz)


* : Number of ready cycles



(7) Ready Input Timing

| (., , | | $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10 \%, V_{SS} = 0.0 \text{ V}, f_{CP} \le 24 \text{ MHz})$ | | | | | | | | | |
|--------------------|---------------|---|-----------|-----|-----|-------|--------------|--|--|--|--|
| Parameter | Sym- | Pin | Condition | Va | lue | Units | Remarks | | | | |
| Falameter | bol | | | Min | Мах | Units | | | | | |
| RDY set-up time tF | tryns | RDY | | 45 | _ | ns | fcp = 16 MHz | | | | |
| | | | | 32 | _ | ns | fcp = 24 MHz | | | | |
| RDY hold time | t RYHH | RDY | | 0 | | ns | | | | | |


Note : If the RDY set-up time is insufficient, use the auto-ready function.



(8) Hold Timing

| (T _A = -40° C to $+105^{\circ}$ C, V _{CC} = 5.0 V \pm 10 %, V _{SS} = 0.0 V, f _{CP} \leq 24 MHz | | | | | | | | | | |
|---|---------------|-----|-----------|-----|-------|-------|--|--|--|--|
| Parameter | Symbol | Pin | Condition | Va | Unito | | | | | |
| | Symbol | | Condition | Min | Max | Units | | | | |
| Pin floating $\rightarrow \overline{\text{HAK}} \downarrow$ time | t xhal | HAK | | 30 | tcp | ns | | | | |
| $\overline{\text{HAK}} \uparrow \text{time} \rightarrow \text{Pin valid}$ time | tнанv | HAK | | tcp | 2 tcp | ns | | | | |

Note : There is more than 1 machine cycle from when HRQ pin reads in until the \overline{HAK} is changed.



(9) UART 2/3


 $(T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ fcp} \le 24 \text{ MHz}, \text{ Vss} = \text{AVss} = 0 \text{ V})$


| Parameter | Symbol | Pin | Condition | Val | ue | Unit |
|--|--------|---------------------------|--|---------------------|-----|------|
| Falameter | Symbol | FIII | Condition | Min | Max | Unit |
| Serial clock cycle time | tscyc | SCK2, SCK3 | | 8 t _{CP} * | | ns |
| SCK $\downarrow ightarrow$ SOT delay time | tslov | SCK2, SCK3, SOT2, SOT3 | Internal shift clock mode output | -80 | +80 | ns |
| Valid SIN \rightarrow SCK \uparrow | tıvsн | SCK2, SCK3, SIN2, SIN3 | pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ | 100 | | ns |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | tsнıx | SCK2, SCK3, SIN2, SIN3 | | 60 | | ns |
| Serial clock "H" pulse width | ts∺s∟ | SCK2, SCK3 | | 4 t _{CP} | _ | ns |
| Serial clock "L" pulse width | ts∟sн | SCK2, SCK3 | | 4 t _{CP} | _ | ns |
| $SCK \downarrow 	o SOT$ delay time | tslov | SCK2, SCK3, SOT2, SOT3 | External shift clock mode out- put pins are | | 150 | ns |
| $Valid\;SIN\;\to\;SCK^{\uparrow}$ | tıvsн | SCK2, SCK3, SIN2, SIN3 | $C_L = 80 \text{ pF} + 1 \text{ TTL}$ | 60 | | ns |
| $SCK^{\uparrow} ightarrowValidSINholdtime$ | tsнıx | SCK2, SCK3, SIN2, SIN3 | | 60 | | ns |

* : Refer to " (1) Clock timing" rating for t_{CP} (internal operating clock cycle time).

Notes : • AC characteristic in CLK synchronous mode.


• C_L is load capacity value of pins when testing.






(10) Trigger Input Timing

| | $(T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ fcp} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$ | | | | | | | |
|-------------------|---|---|-----------|-------|------|------|--|--|
| Parameter | Symbol | Pin | Condition | Va | Unit | | | |
| | Symbol | F III | Condition | Min | Мах | Onit | | |
| Input pulse width | tтrgн ttrgl | INT8 to INT15, INT9R to INT11R, ADTG | — | 5 tcp | | ns | | |




(11) Timer Related Resource Input Timing

| $(T_A = -40 \text{ °C to } +125 \text{ °C}, \text{ V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ fc}_P \le 24 \text{ MHz}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}_{SS}$ | | | | | | | | |
|---|--------|----------------------|-----------|---------------|------|------------|--|--|
| Parameter | Symbol | Pin | Condition | Va | Unit | | | |
| | Symbol | F III | Condition | Min | Max | Onit | | |
| | | TIN1, TIN3,IN0, IN1, | | 4 tcp | | n 0 | | |
| Input pulse width | t⊤ıw∟ | IN4 to IN7 | | 4 I CP | | ns | | |



| (12) Timer Related Resource Output Timing $(T_A = -40 ^\circ\text{C to } +125 ^\circ\text{C}, \text{V}_{\text{CC}} = 5.0 \text{V} \pm 10\%, \text{f}_{\text{CP}} \le 24 \text{MHz}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{V})$ | | | | | | | | |
|--|-------------|---|-----------|-----|------|------|--|--|
| Parameter | Symbol | Pin | Condition | Val | Unit | | | |
| | Symbol | | Condition | Min | Max | onit | | |
| $CLK \uparrow \to T_{OUT}$ change time | t ⊤o | TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF | | 30 | _ | ns | | |




(13) I²C Timing

| $(T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%, \text{ fcp} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$ | | | | | | | | | |
|---|---|--------------------------|---------|--------------------|--------|-------------------|------|--|--|
| Parameter | Symbol | Condition | Standar | d-mode | Fast-n | Unit | | | |
| Falanteter | Symbol | Condition | Min | Max | Min | Max | Unit | | |
| SCL clock frequency | fsc∟ | | 0 | 100 | 0 | 400 | kHz | | |
| Hold time for (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow | t hdsta | | 4.0 | _ | 0.6 | _ | μs | | |
| "L" width of the SCL clock | t∟ow | | 4.7 | | 1.3 | | μs | | |
| "H" width of the SCL clock | tніgн | | 4.0 | | 0.6 | | μs | | |
| Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow | tsusta $\mathbf{R} = 1.7 \ \mathrm{k}\Omega,$ | | 4.7 | | 0.6 | | μs | | |
| Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$ | t hddat | $C = 50 \text{ pF}^{*1}$ | 0 | 3.45* ² | 0 | 0.9* ³ | μs | | |
| Data set-up time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow | t sudat | tsudat | | _ | 100*5 | _ | ns | | |
| Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow | tsusto | | 4.0 | _ | 0.6 | | μs | | |
| Bus free time between STOP condition and START condition | tвus | | 4.7 | | 1.3 | | μs | | |


*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

- *2 : The maximum thodat has to meet at least that the device does not exceed the "L" width (tLow) of the SCL signal.
- *3 : A Fast-mode I²C -bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \ge 250$ ns must be met.
- *4 : For use at over 100 kHz, set the machine clock to at least 6 MHz.
- *5 : Refer to "• Note of SDA, SCL set-up time".



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



5. A/D Converter

 $(T_{\text{A}} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } 3.0 \text{ } \text{V} \leq \text{AVRH}, \text{ } \text{V}_{\text{CC}} = \text{AV}_{\text{CC}} = 5.0 \text{ } \text{V} \pm 10\%, \text{ } \text{f}_{\text{CP}} \leq 24 \text{ } \text{MHz}, \text{ } \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ } \text{V})$


| Parameter | Symbol | Pin | Value | | | | Remarks |
|---------------------------------|--------|-------------|------------|------------|------------|------|--|
| Parameter | Symbol | FIII | Min | Min Typ | | Unit | nemarks |
| Resolution | | _ | _ | — | 10 | bit | |
| Total error | | _ | | | ±3.0 | LSB | |
| Nonlinearity error | | | | | ±2.5 | LSB | |
| Differential nonlinearity error | | | | | ±1.9 | LSB | |
| Zero reading voltage | Vот | AN0 to AN14 | AVss – 1.5 | AVss + 0.5 | AVss + 2.5 | V | |
| Full scale reading voltage | VFST | AN0 to AN14 | AVRH – 3.5 | AVRH – 1.5 | AVRH + 0.5 | V | |
| Compare time | | | 1.0 | | 16500 | | $4.5~V \leq AV_{\text{CC}} \leq 5.5~V$ |
| Compare ume | | | 2.0 | | 10500 | μs | $4.0~V \leq AV_{CC} < 4.5~V$ |
| Sampling time | | | 0.5 | | ∞ | μs | $4.5~V \leq AV_{CC} \leq 5.5~V$ |
| Sampling time | | | 1.2 | | | | $4.0~V \leq AV_{CC} < 4.5~V$ |
| Analog port input current | Iain | AN0 to AN14 | - 0.3 | _ | + 0.3 | μA | |
| Analog input voltage range | VAIN | AN0 to AN14 | AVss | | AVRH | V | |
| Reference voltage range | | AVRH | AVss + 2.7 | _ | AVcc | V | |
| Power supply | la | AVcc | _ | 3.5 | 7.5 | mA | |
| current | Іан | AVcc | | | 5 | μA | * |
| Reference voltage supply | IR | AVRH | | 600 | 900 | μA | |
| current | Irh | AVRH | | | 5 | μA | * |
| Offset between channels | | AN0 to AN14 | | | 4 | LSB | |

* : If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 V$).


Notes on A/D Converter Section

• About the external impedance of the analog input and its sampling time


A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.



• Flash memory device



MASK ROM device




About the error


Values of relative errors grow larger, as |AVRH - AVss| becomes smaller.

6. Definition of A/D Converter Terms

| Resolution | : Analog variation that is recognized by an A/D converter. |
|---------------------------------|--|
| Non linearity error | : Deviation between a line across zero-transition line ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") and full-scale transition line ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion characteristics. |
| Differential linearity error | : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value. |
| Total error | : Difference between an actual value and a theoretical value. A total error includes zero transition error, full-scale transition error, and linear error. |



(Continued)



7. Flash Memory Program/Erase Characteristics

• Dual Operation Flash Memory

| Parameter | Conditions | Value | | | Unit | Remarks |
|---|------------------------------------|-------|-----|------|-------|--|
| Farameter | Conditions | Min | Тур | Max | Unit | neillaiks |
| Sector erase time (4 Kbytes sector) | | _ | 0.2 | 0.5 | S | Excludes programming prior to erasure |
| Sector erase time (16 Kbytes sector) | T _A = +25 °C | | 0.5 | 7.5 | S | Excludes programming prior to erasure |
| Chip erase time | $V_{CC} = 5.0 V$ | | 4.6 | | S | Excludes programming prior to erasure |
| Word (16-bit width) programming time | | | 64 | 3600 | μs | Except for the overhead time of the system level |
| Program/Erase cycle | | 10000 | _ | | cycle | |
| Flash memory Data Retention Time | Average T _A = +85 °C | 20 | | | year | * |

* : Corresponding value comes from the technology reliability evaluation result.

(Using Arrhenius equation to translate high temperature measurements test result into normalized value at +85 °C)

■ ORDERING INFORMATION


| Part number | Package | Remarks | |
|----------------|---|---|--|
| MB90F351EPMC | | | |
| MB90F351ESPMC | | | |
| MB90F351TEPMC | | | |
| MB90F351TESPMC | 64-pin plastic LQFP | Dual operation | |
| MB90F356EPMC | — FPT-64P-M23 12.0 mm □, 0.65 mm pitch | Flash memory products (64 Kbytes) | |
| MB90F356ESPMC | | | |
| MB90F356TEPMC | | | |
| MB90F356TESPMC | | | |
| MB90F352EPMC | | | |
| MB90F352ESPMC | | | |
| MB90F352TEPMC | | | |
| MB90F352TESPMC | 64-pin plastic LQFP FPT-64P-M23 | Dual operation Flash memory products (128 Kbytes) | |
| MB90F357EPMC | 12.0 mm □, 0.65 mm pitch | | |
| MB90F357ESPMC | | | |
| MB90F357TEPMC | | | |
| MB90F357TESPMC | | | |
| MB90351EPMC | | MASK ROM products (64 Kbytes) | |
| MB90351ESPMC | | | |
| MB90351TEPMC | | | |
| MB90351TESPMC | 64-pin plastic LQFP FPT-64P-M23 | | |
| MB90356EPMC | 12.0 mm □, 0.65 mm pitch | | |
| MB90356ESPMC | | | |
| MB90356TEPMC | | | |
| MB90356TESPMC | | | |
| MB90352EPMC | | | |
| MB90352ESPMC | | | |
| MB90352TEPMC | | MASK ROM products (128 Kbytes) | |
| MB90352TESPMC | 64-pin plastic LQFP FPT-64P-M23 | | |
| MB90357EPMC | 12.0 mm □, 0.65 mm pitch | | |
| MB90357ESPMC | | | |
| MB90357TEPMC | | | |
| MB90357TESPMC | | | |


(Continued)

| 10 | | / \ |
|-------|------|-----|
| (Con | tini | nai |
| 10011 | แมน | cur |

| Part number | Package | Remarks | |
|-----------------|---|--|--|
| MB90F351EPMC1 | | | |
| MB90F351ESPMC1 | | | |
| MB90F351TEPMC1 | | Dual operation Flash memory products (64 Kbytes) | |
| MB90F351TESPMC1 | 64-pin plastic LQFP FPT-64P-M24 | | |
| MB90F356EPMC1 | 10.0 mm □, 0.50 mm pitch | | |
| MB90F356ESPMC1 | | | |
| MB90F356TEPMC1 | | | |
| MB90F356TESPMC1 | | | |
| MB90F352EPMC1 | | | |
| MB90F352ESPMC1 | | | |
| MB90F352TEPMC1 | | | |
| MB90F352TESPMC1 | 64-pin plastic LQFP FPT-64P-M24 | Dual operation | |
| MB90F357EPMC1 | 10.0 mm □, 0.50 mm pitch | Flash memory products (128 Kbytes) | |
| MB90F357ESPMC1 | | | |
| MB90F357TEPMC1 | | | |
| MB90F357TESPMC1 | | | |
| MB90351EPMC1 | | | |
| MB90351ESPMC1 | | | |
| MB90351TEPMC1 | | | |
| MB90351TESPMC1 | 64-pin plastic LQFP FPT-64P-M24 | MASK ROM products | |
| MB90356EPMC1 | 10.0 mm □, 0.50 mm pitch | (64 Kbytes) | |
| MB90356ESPMC1 | | | |
| MB90356TEPMC1 | | | |
| MB90356TESPMC1 | | | |
| MB90352EPMC1 | | | |
| MB90352ESPMC1 | | | |
| MB90352TEPMC1 | | MASK ROM products (128 Kbytes) | |
| MB90352TESPMC1 | 64-pin plastic LQFP | | |
| MB90357EPMC1 | - FPT-64P-M24 10.0 mm ∏, 0.50 mm pitch | | |
| MB90357ESPMC1 | | | |
| MB90357TEPMC1 | | | |
| MB90357TESPMC1 | | | |
| MB90V340E-101 | | | |
| MB90V340E-102 | 299-pin ceramic PGA | Device for evaluation | |
| MB90V340E-103 | PGA-299C-A01 | | |
| MB90V340E-104 | | | |


PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

■ MAIN CHANGES IN THIS EDITION

| Page | Section | Change Results |
|------|--|--|
| _ | _ | Added the following part numbers. MB90356E(S)/TE(S),MB90F356E(S)/TE(S), MB90357E(S)/TE(S), MB90F357E(S)/TE(S), MB90V340E-103/104) |
| 1 | ■DESCRIPTION | Added a description of the "Clock supervisor". |
| 2 | ■FEATURES | Added a description of the "Clock supervisor". |
| 13 | ■PACKAGES AND PRODUCT CORRESPONDENCE | Changed the description of "FPT-64P-M24" as follows: $\bigcirc^* \rightarrow \bigcirc$ |
| | | Removed the table footnote "* : This device is under development." |
| 27 | ■HANDLING DEVICES | Added section "19.Internal CR oscillation circuit". |
| 40 | ■ I/O MAP | Added the "Clock supervisor Control Register". |
| 56 | ELECTRICAL CHARACTERISTICS3. DC Characteristics | Added the ratings for the "Clock supervisor" to the "Iccl" section of the power supply current ratings. |
| 57 | | Added the ratings for the "Clock supervisor" to the "Iccls" section of the power supply current ratings. |
| 58 | | Added the ratings for the "Clock supervisor" to the "Icct" section of the power supply current ratings. |
| 81 | ■ORDERING INFORMATION | Removed the footnote asterisks from the "Dual operation Flash memory products*" and "MASK ROM products*" of the "FPT-64P-M24" package. |
| | | Removed the table footnote "* : This device is under development." |

The vertical lines marked in the left side of the page show the changes.

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.