# 8-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-8L MB89960 Series

# MB89965/P965A/F969A/ MB89PV960

#### **■ DESCRIPTION**

The MB89960 series is a single-chip microcontroller that utilizes the F²MC-8L core for low voltage and high speed performance. The microcontroller contains a range of peripheral functions including timers, a serial interface, I²C interface, A/D converter, and external interrupts. The internal I²C interface complies with the SM bus standard and supports an SM bus battery controller.

#### **■ FEATURES**

- Range of package options
- QFP and MQFP packages (0.8 mm pitch)
- LQFP package (0.5 mm and 0.65 mm pitch)
- · High speed operation at low voltage

Minimum instruction execution time =  $0.4 \mu s$  (for a 10 MHz oscillation)

#### • F2MC-8L CPU core

Instruction set optimized for controller applications

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- Bit manipulation instructions, etc.

#### Dual-clock control system

• Main clock: 10 MHz max.

(Four speed settings available, oscillation halts in sub-clock mode)

• Sub-clock: 32.768 kHz (Operation clock for sub-clock mode)

#### Four channels

- 8/16-bit timer/counter (8-bit × 2 channels or 16-bit × 1 channel)
- 21-bit timebase timer
- Clock prescaler (15-bit)

#### Serial I/O

Selectable transfer format (MSB-first or LSB-first) supports communications with a wide range of devices.

#### A/D converter

10-bit × 4 channels

#### External interrupts

- External interrupt 1 (3 channels)
  - Three independent interrupt inputs can be used to recover from low-power consumption modes (with edge-detection function)
- External interrupt 2 (1 channel with 8 inputs)
  Eight inputs can be used to recover from low-power consumption modes (with "L" level detection function)

#### Low-power consumption modes (standby modes)

- Stop mode (As all oscillations halt in sub-clock mode, current consumption falls to almost zero.)
- Sleep mode (The CPU stops to reduce the current consumption to approximately 1/3 of normal.)
- Clock mode (All operation halts other than the clock prescaler resulting in very low power consumption.)

#### • I2C interface\*

- Supports Intel SM bus and Philips I<sup>2</sup>C bus standards.
- Uses a two-wire data transfer protocol.


#### • Max. 35 I/O ports

Output-only ports (N-ch open drain) : 6
 General-purpose I/O ports (CMOS) : 21
 Output-only ports (CMOS) : 8

#### \*: I2C license

The customer is licensed to use the Philips I<sup>2</sup>C patent when using this product in an I<sup>2</sup>C system that complies with the Philips I<sup>2</sup>C standard specifications.

#### **■ PACKAGE**



## **■ PRODUCT LINEUP**

	Part No.	MB89965	MB89P965A	MB89F969A	MB89PV960		
Pram	eter	Mass-produced			Piggyback/		
Classification		products (mask ROM products)	One-time product	Flash product	evaluation product for testing and development		
ROM	size	16 K × 8-bit (Interr	nal mask ROM)	60 K × 8-bit	32 K × 8-bit (External ROM) *		
RAM	size	512×8	3-bit	1024	× 8-bit		
CPU functions  CPU functions  Instruction bit length Instruction length Data bit length Minimum execution time Interrupt processing time		: 136 : 8-bit : 1 to 3 bytes : 1-, 8-, 16bits : 0.4 μs (at 10 MHz) : 3.6 μs (at 10 MHz)					
	Ports	Output-only ports (N-ch Output-only ports (CMC General-purpose I/O po Total	OS)		ed with analog inputs) ed with resource I/O) source I/O)		
	Timebase timer	21-bit Four interrupt intervals selectable  0.82 ms, 3.3 ms, 26.2 ms, or 419.4 ms (approx.)  (f main clock)					
	Watchdog timer	Reset trigger period : 419.4 ms (10 MHz main clock) 500 ms (32.768 MHz sub-clock)					
		One channel. Supports Uses a 2-wire protocol f			ous standards.		
Pe- riph- eral	I <sup>2</sup> C interface	Included/Not included (Specified when order- ing. See "Ordering In- formation" for details.)		Included			
func- tions	8/16-bit timer/ counter Timer	2 channel 8-bit timer/counter operation (independent operation clocks for timer 1 and timer 2) or 16-bit timer/counter operation (operation clock period : 0.8 μs to 204.8 μs can execute an event counter operation and output a square wave using an external Clock.  1 or 16-bit timer/counter operation mode					
	Serial I/O	8 bits LSB-first or MSB-first selectable Transfer clocks : External or three internal clocks (0.8 μs, 3.2 μs, 12.8 μs)					
	External interrupt 1 (edge)	Selectable edge detecti 3 independent channels These can also be used in stop mode).	3	- ,	ection is still available		
	External interrupt 2 (level)	1 channel with 8 inputs This can also be used to stop mode).					

#### (Continued)

Part No. Prameter		MB89965	MB89PV960				
Peripheral function A/D converter $A/D$ conve					,		
tions	Clock prescaler	15-bit Interrupt interval : 31.25 ms, 0.25 s, 0.50 s, 1.00 s (for a 32.768 kHz sub-clock)					
Low power consumption (standby modes)  Sleep mode, stop mode, and clock mode							
Process		CMOS					
Opera	ating voltage	3.5 V to 5.5 V					

<sup>\*:</sup> Use the MBM27C256A-20TVM as the external ROM (Operating voltage: 4.5 V to 5.5 V)

Note: Unless otherwise stated, clock periods and conversion times are for 10 MHz operation with the main clock operating at maximum speed.

### ■ PACKAGES AND CORRESPONDING PRODUCTS

Part No. Package	MB89965	MB89P965A	MB89F969A	MB89PV960
FPT-48P-M05	0	0	×	×
FPT-48P-M13	0	0	×	×
FPT-48P-M16	0	0	×	×
FPT-64P-M09	×	×	0	×
MQP-48C-P01	×	×	×	0

: Available× : Not available

#### **■ DIFFERENCES AMONG PRODUCTS**

#### 1. Memory Space

Please take note of the differences among products before testing and developing software for the MB89960 series.

- The RAM and ROM configurations differ among products.
- If the bottom stack address is set at the top RAM address, this will need to be relocated if changing to a different product.

#### 2. Current Consumption

- In the case of the MB89PV960, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, one-time PROM and EPROM products will consume more current than mask ROM products. However, the current consumption in sleep/stop modes is the same.


#### 3. Functional Differences Between MB89960 Series

	MB89965/P965A/F969A	MB89PV960
Power-on reset delay time	Regulator stabilization delay time, regulator recovery time, oscillation stabilization delay time	Oscillation stabilization delay time
External reset delay time in stop/ sub-clock mode or external interrupt delay time in main stop mode	Regulator recovery time, oscillation stabilization delay time	Oscillation stabilization delay time
Port pin pull-up resistors	Software-selectable	Not available
A/D conversion time	38 instruction cycles	33 instruction cycles
I <sup>2</sup> C noise elimination circuit	Always present regardless of ICCR : DMPB bit setting	Disabled if ICCR : DMPB bit = "1"


#### 4. Mask Options

Functions that can be selected as options and the methods used to specify these options vary by the product. Before using mask options, check section " Mask Options".

#### **■ PIN ASSIGNMENT**



#### (Continued)




(MQP-48C-P01)

\*: Pin assignment on package top (MB89PV960)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
49	V <sub>PP</sub>	57	N.C.	65	O4	73	ŌĒ
50	A12	58	A2	66	O5	74	N.C.
51	A7	59	A1	67	O6	75	A11
52	A6	60	A0	68	07	76	A9
53	A5	61	O1	69	O8	77	A8
54	A4	62	O2	70	CE	78	A13
55	А3	63	О3	71	A10	79	A14
56	N.C.	64	Vss	72	N.C.	80	Vcc

N.C.: Internally connected. Do not use.



### **■ PIN DESCRIPTIONS**

Pin No.		Bin Name Circuit			
MQFP-48*3	LQFP-48*1 QFP-48*2	LQFP-64*4	Pin Name	Type	Function
5	5	7	X0		Oscillator connection pins for the main clock os-
6	6	8	X1	А	cillator (crystal oscillator or similar) . When using an external clock, input the clock signal to X0 and leave X1 open.
8	8	10	X0A		Oscillator connection pins for the sub-clock os-
9	9	11	X1A	В	cillator (crystal oscillator or similar) . When using an external clock (low speed : 32.768 kHz) , input the clock signal to X0A and leave X1A open.
3	3	5	MOD0	С	Input pins for setting the memory access mode.
4	4	6	MOD1	C	Connect directly to Vss.
2	2	4	RST	D	Reset I/O pin This is an N-ch open-drain output type with pull- up resistor and a hysteresis input type. The pin outputs "L" when an internal reset is present. Similarly, inputting "L" initializes the internal cir- cuits.
27 to 34	27 to 34	37 to 44	P00/INT20 to P07/INT27	E	General-purpose I/O ports Also serves as the external interrupt 2 inputs (wakeup inputs) . The external interrupt 2 inputs are hysteresis inputs.
24 to 26	24 to 26	30, 35, 36	P10/INT10 to P12/INT12	E	General-purpose I/O ports Also serves as the external interrupt 1 inputs (wakeup inputs). The external interrupt 1 inputs are hysteresis inputs.
18, 20 to 23	18, 20 to 23	24, 26 to 29	P13 to P17	E	General-purpose I/O ports
10 to 17	10 to 17	12 to 14 19 to 23	P20 to P27	G	General-purpose outoput-only ports
40	40	54	P30/SCK	F	General-purpose I/O port Also serves as the serial clock I/O. A hysteresis input.
39	39	53	P31/SO	F	General-purpose I/O port Also serves as the serial I/O data output. A hysteresis input.

\*1 : FPT-48P-M05 (Continued)

\*2 : FPT-48P-M16, FPT-48P-M13

\*3 : MQP-48C-P01 \*4 : FPT-64P-M09

	Pin No.			Oimanit	
MQFP-48*3	LQFP-48*1 QFP-48*2	LQFP-64*4	Pin Name	Circuit Type	Function
38	38	52	P32/SI	F	General-purpose I/O port Also serves as the serial I/O data input. A hysteresis input.
37	37	51	P33/EC	F	General-purpose I/O port Also serves as the external clock input for the 8/ 16-bit timer/counter. A hysteresis input.
36	36	46	P34/TO/ CLK	F	General-purpose I/O port Also serves as the overflow output for the 8/16- bit timer/counter and the CLK clock output. A hysteresis input.
_	35	45	С	_	Connect a 0.1 μF capacitor on the MB89965, MB89P965A, and MB89F969A.
45 to 48	45 to 48	59 to 62	P40/AN0 to P43/AN3	Н	General-purpose Nch open-drain outputs. Also serves as the A/D converter analog inputs.
42	42	56	P44/SDA	I	General-purpose Nch open-drain output. Also serves as the I <sup>2</sup> C interface data output.
41	41	55	P45/SCL	I	General-purpose Nch open-drain output. Also serves as the I <sup>2</sup> C interface clock I/O.
7	7	9	Vcc		Power supply pin
19	19	25	Vss	_	Power supply (GND) pin
1	1	3	AVcc	_	A/D converter power supply pin Use this pin at the same voltage as Vcc.
44	44	58	AVR		A/D converter reference voltage input pin
43	43	57	AVss	_	A/D converter power supply pin Use this pin at the same voltage as Vss.
35	_	15 to 18 31 to 34 47 to 50 63, 64	N.C.	_	These pins are not connected. Do not connect these on the MB89PV960.
_		1	TEST	С	TEST pin. Connect directly to Vss. Only used on the MB89F969A. Treat as an N.C. pin on the MB89965.
_	_	2	MOD2	С	Memory access mode setting pin. Connect directly to Vss. Only used on the MB89F969A. Treat as an N.C. pin on the MB89965.

<sup>\*1:</sup> FPT-48P-M05

<sup>\*2 :</sup> FPT-48P-M16, FPT-48P-M13

<sup>\*3 :</sup> MQP-48C-P01 \*4 : FPT-64P-M09

• Pin Descriptions for External EPROM (MB89PV960 only)

Pin No.	Pin Name	I/O	Function
49	Vpp	0	"H" level output pin
50 51 52 53 54 55	A12 A7 A6 A5 A4 A3	0	Address output pins
58 59 60	A2 A1 A0	0	Address output pins
61 62 63	O1 O2 O3	I	Data input pins
64	Vss	_	Power supply (GND) pin
65 66 67 68 69	O4 O5 O6 O7 O8	I	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby mode.
71	A10	0	Address output pin
73	ŌĒ	0	ROM output enable pin Always outputs "L".
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pins
80	Vcc	_	EPROM power supply pin
56 57 72 74	N.C.	_	Internally connected pins Always leave open circuit.

## ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 Nch Pch X0 Nch Pch	High speed clock (main clock oscillation)  • Oscillation feedback resistor
В	X1A  Nch Pch  X0A  Nch Pch  Nch Nch  Nch Nch  Nch  Sub-clock control signal	Low speed clock (sub-clock oscillation)  • Oscillation feedback resistor
С		CMOS input
D	R Pch	<ul> <li>Output pull-up resistor (Pch)         approx. 50 kΩ (at 5 V)</li> <li>Hysteresis input</li> </ul>
E	Pull-up Pch Port Resource	<ul> <li>CMOS output</li> <li>CMOS input</li> <li>Selectable pull-up resistor approx. 50 kΩ (at 5 V)</li> </ul>

(Continued) Type	Circuit	Remarks
F	Pull-up Pch Nch Resource	<ul> <li>CMOS output</li> <li>Hysteresis input</li> <li>Selectable pull-up resistor approx. 50 kΩ (at 5 V)</li> </ul>
G	Pch Nch	CMOS output
Н	Pull-up Nch Analog input	<ul> <li>Nch-open drain output</li> <li>Analog input (A/D converter)</li> <li>Selectable pull-up resistor</li> <li>(The pull-up resistor cannot be used when used as an analog input.) approx. 50 kΩ (at 5 V)</li> </ul>
I	Nch SMB buffer SMB input I <sup>2</sup> C buffer I <sup>2</sup> C input	<ul> <li>Nch open drain output</li> <li>Selectable SMB or I<sup>2</sup>C input buffer</li> </ul>

#### **■ HANDLING DEVICES**

#### 1. Do not exceed maximum rated voltage (to prevent latch-up)

Latch-up may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than medium- and high voltage pins or if the voltage applied between Vcc and Vss higher the rating. If latch-up occurs, the power supply current increases rapidly resulting in thermal damage to circuit elements. Therefore, ensure that maximum ratings are not exceeded in circuit operation.

Similarly, when turning the analog power supply on or off, ensure the analog power supply voltages (AV $_{CC}$  and AVR) and analog input voltages do not exceed the digital power supply (V $_{CC}$ ).

#### 2. Power supply voltage fluctuations

Rapid fluctuation of the voltage may cause the device to misoperate, even if the voltage remains within the allowed operating range.

The standard for power supply voltage stability is a peak-to-peak Vcc ripple voltage at the mains supply frequency (50 to 60 Hz) of 10% or less of Vcc and a transient voltage change rate of 0.1 V/ms or less such as when turning the power supply on or off.

### 3. Treatment of unused input pins

Leaving unused input pins unconnected can cause misoperation or permanent damage to the device due to latchup. Always pull-up or pull-down unused input pins using a 2 k $\Omega$  or larger resistor.

If some I/O pins are unused, either set as outputs and leave open circuit or set as inputs and treat in the same way as input pins.

#### 4. Treatment of N.C. pins

Always leave N.C. (internally connected) pins open.

#### 5. Treatment of power supply pins on microcontrollers with an A/D converter

Even if not using the A/D converter, connect to be AVcc = Vcc and AVss = AVR = Vss.

#### 6. Precautions on using an external clock

An oscillation stabilization delay occurs after a power-on reset or when recovering from sub-clock or stop mode, even if an external clock is used.

#### ■ PROGRAMMING SPECIFICATIONS FOR ONE-TIME PROM PRODUCTS

The MB89P965A has a "PROM mode" that enables the microcontroller to be programmed using a general-purpose ROM programmer via a special adaptor. Note, however, that electronic signature mode is not available.


#### 1. ROM Programmer Adaptor and Recommended ROM Writers

Package Name	Adaptor Part No.	Recommended Programmer Manufacturer and Model Ando Denki Co. Ltd.	
rackage Name	Sun Hayato Co. Ltd.		
FPT-48P-M05	ROM2-48LQF-32DP-8LA		
FPT-48P-M13	ROM2-48QF2-32DP-8LA	AF9708 (ver 1.44 or later) AF9709 (ver 1.44 or later)	
FPT-48P-M16	ROM2-48QF-32DP-8LA		

#### Enquiries

Sun Hayato Co. Ltd. : TEL 03-3986-0403 Ando Denki Co. Ltd. : TEL 044-549-7300

#### 2. PROM Mode Memory Map



#### 3. PROM Programming Procedure (When using an Ando EPROM programmer)

- 1) Set the EPROM programmer type code to 17209.
- 2) Load the program data into addresses 0000H to 3FFFH in the EPROM programmer.
- 3) Use the EPROM programmer to program to addresses C000H to FFFFH.

#### 4. Programming Yield

Due to the nature of OTPROM memory, a program test to all bits on a blank OTPROM microcontroller cannot be performed at Fujitsu. For this reason, a programming yield of 100% cannot be assured at all times.

#### ■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F969A

#### 1. Flash Memory

The flash memory is located between 1000H and FFFFH in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

#### 2. Flash Memory Features

- 60 K byte × 8-bit configuration (16 K + 8 K + 8 K + 28 K sectors)
- Automatic programming algorithm (Embedded algorithm\*: Equivalent to MBM29LV200)
- Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- Sector Protection (sectors can be combined in any combination)
- No. of program/erase cycles: 10,000 (min.)


Embedded Algorithm is a trademark of Advanced Micro Devices.

#### 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

#### 4. Flash Memory Register

Control status register (FMCS)



#### 5. Sector Configuration

The table below shows the sector configuration of flash memory and lists the addresses of each sector for both during CPU access a flash memory programming.

Sector configuration of flash memory

Flash Memory	CPU Address	Programmer Address
16 K bytes	FFFFн to C000н	1FFFFн to 1С000н
8 K bytes	BFFFн to A000н	1BFFFн to 1A000н
8 K bytes	9FFFн to 8000н	19FFFн to 18000н
28 K bytes	7FFFн to 1000н	17FFFн to 11000н

<sup>\* :</sup> Programmer address

The programmer address is the address to be used instead of the CPU address when programming data from a parallel flash memory programmer. Use the programmer address on programming or erasing using a general-purpose parallel programmer.

6. ROM Programmer Adaptor and Recommended ROM Programmers

Package Name	Adaptor Part No.	Recommended Programmer Manufacturer and Model			
i ackage Name	Sun Hayato Co. Ltd.	Ando Denki Co. Ltd.			
FPT-64P-M09	FLASH-64QF2-32DP-8LF	AF9708 (ver 1.60 or later) AF9709 (ver 1.60 or later)			

• Enquiries

Sun Hayato Co. Ltd. : TEL 03-3986-0403 Ando Denki Co. Ltd. : TEL 044-549-7300

#### ■ PROGRAMMING A PIGGYBACK/EVALUATION EPROM

#### 1. EPROM Type

MBM27C256A-20TVM

#### 2. Programming Adaptor


Use the following programming adaptor (made by Sun Hayato Co. Ltd.) to program the EPROM using a ROM programmer.

#### Programming adaptor

Package	Adaptor Socket Part No.
LCC-32 (Square)	ROM-32LC-28DP-S

Enquiries Sun Hayato Co. Ltd.: TEL03-3986-0403


#### 3. Memory Space



### 4. EPROM Programming Procedure

- (1) Setup the EPROM programmer to the MBM27C256A.
- (2) Load the program data into addresses 0000<sub>H</sub> to 7FFF<sub>H</sub> in the EPROM programmer.
- (3) Use the ROM programmer to program to addresses 0000H to 7FFFH.

#### **■ BLOCK DIAGRAM**



#### **■ CPU CORE**

#### 1. Memory Space

#### (1) Structure of memory space

- I/O area (address : 0000н to 007Fн)
- Assign the control registers, data registers, and similar of the internal peripheral functions.
- As the I/O area is allocated as part of the memory space, it can be accessed in the same way as memory.
   Direct addressing also provides high speed access.


#### RAM area

- Static RAM is provided as an internal data area.
- The size of internal RAM differs between products.
- Addresses 80<sub>H</sub> to FF<sub>H</sub> provide high speed access using direct addressing.
- Addresses 100<sub>H</sub> to 1FF<sub>H</sub> are used as the general-purpose register area.
- The initial value of RAM after a reset is undefined.

#### ROM area

- ROM memory is provided as the internal program area.
- The size of internal ROM differs between products.
- Addresses FFC0<sub>H</sub> to FFFF<sub>H</sub> are used for the vector table and similar.

#### (2) Memory map



#### 2. Registers

The MB89960 series provides two types of registers: dedicated registers in the CPU and general-purpose registers. The dedicated registers are as follows.

Program counter (PC) : A 16-bit register for indicating the instruction storage positions.

Accumulator (A) : A 16-bit register that provides temporary storage for arithmetic operations and

similar. Instructions that operate on 8-bit data use the lower byte.

Temporary accumulator (T) : A 16-bit register used for arithmetic operations with the accumulator. Instructions


that operate on 8-bit data use the lower byte.

Index register (IX) : A 16-bit register used for index modification.


Extra pointer (EP) : A 16-bit pointer used for indicating a memory address .

Stack pointer (SP) : A 16-bit register used for indicating a stack area.


Program status (PS) : A 16-bit register used to store a register pointer and condition code.



The upper 8 bits of the PS contain the register bank pointer (RP) and the lower 8 bits contain the condition code register (CCR). (See the diagram below.)



The RP contains the address of the currently used register bank. The conversion diagram below shows the relationship between the RP value and actual address.



CCR contains bits that indicate the result of an arithmetic operation or information about transfer data and bits used to control CPU operation when an interrupt occurs.

H-flag : Set to "1" when a carry from bit 3 to bit 4 or a borrow from bit 4 to bit 3 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions and should be ignored for operations other than addition and subtraction.

I-flag : Interrupts are enabled when this flag is set to "1" and disabled when the flag is set to "0". Cleared to "0" by a reset.

IL1, 0 : Indicates the level of interrupts currently allowed. The CPU only processes interrupts with a request level higher than the value indicated by these bits.

IL1	IL0	IL0 Interrupt Level Priority				
0	0	1	High			
0	1	l	<u>†</u>			
1	0	2				
1	1	3	Low = No interrupt			

N-flag : Set to "1" when the MSB of the result of an arithmetic operation is "1" and cleared to "0" when the MSB is "0".

: Set to "1" when the result of an arithmetic operation is zero. Cleared to "0" otherwise

V-flag : Set to "1" when a 2's complement overflow occurs as the result of an arithmetic operation. Cleared

to "0" if no 2's complement overflow occurs.

C-flag : Set to "1" when a carry from bit 7 or a borrow to bit 7 occurs as the result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.


Z-flag

The following general-purpose registers are provided:

General-purpose registers: 8-bit resisters for storing data

The general-purpose registers are 8-bit registers and are allocated in the register banks of the memory. Each bank contains 8 registers and all 32 banks can be used on MB89960 series microcontrollers.

The register bank pointer (RP) specifies the bank that is currently in use.



## ■ I/O MAP

Address	Abbreviation	viation Register Name		Initial Value			
00н	PDR0	Port 0 data register	R/W	XXXXXXXX			
01н	DDR0	Port 0 direction register	W	0000000			
02н	PDR1	Port 1 data register	R/W	XXXXXXXX			
03н	DDR1	Port 1 direction register	W	00000000			
04н	PDR2	Port 2 data register	R/W	0000000			
05н		(		1			
06н		(Unused area)					
07н	SYCC	System clock control register	R/W	Х ММ1 0 Ов			
08н	STBC	Standby control register	R/W	00010в			
09н	WDTC	Watchdog control register	R/W	0XXXX <sub>B</sub>			
ОАн	TBTC	Timebase timer control register	R/W	00000в			
0Вн	WPCR	Clock prescaler control register	R/W	00000в			
0Сн	PDR3	Port 3 data register	R/W	XXXXXB			
0Дн	DDR3	Port 3 direction register	R/W	000000в			
0Ен	PDR4	Port 4 data register	R/W	111111в			
0Гн	(Unused area)						
10н	IBSR	I <sup>2</sup> C bus status register	R	00000000			
11н	IBCR	I <sup>2</sup> C bus control register	R/W	00011000в			
12н	ICCR	I <sup>2</sup> C clock control register	R/W	000XXXXXB			
13н	IADR	I <sup>2</sup> C address register	R/W	-XXXXXXXB			
14н	IDAR	I <sup>2</sup> C data register	R/W	XXXXXXXX			
15н				1			
16н		(Unused area)					
17н							
18н	T2CR	Timer 2 control register	R/W	Х0 ХХХОв			
19н	T1CR	Timer 1 control register	R/W	X000XXX0 <sub>B</sub>			
1Ан	T2DR	Timer 2 data register	R/W	XXXXXXXX			
1Вн	T1DR	Timer 1 data register	R/W	XXXXXXXX			
1Сн	SMR	Serial mode register	R/W	00000000			
1Dн	SDR	Serial data register	R/W	XXXXXXXX			
1Ен		(University organ)		1			
1Fн		(Unused area)					
20н	ADC1	A/D control register 1	R/W	000000-0в			
21н	ADC2	A/D control register 2	R/W	-0000001в			
22н	ADDH	A/D data register H	R/W	XX <sub>B</sub>			

### (Continued)

Address	Abbreviation	Register Name	Read/Write	Initial Value
23н	ADDL	A/D data register L	R/W	XXXXXXXXB
24н	EIC1	External interrupt 1 control register 1	R/W	0000000 <sub>B</sub>
25н	EIC2	External interrupt 1 control register 2	R/W	0000В
26н to 27н		(Unused area)		
28н	PURR1	Pull-up resistor register 1 (MB89965, P965A, and F969A only)	R/W	111111111
29н	PURR2	Pull-up resistor register 2 (MB89965, P965A, and F969A only)	R/W	111111111
2Ан	PURR3	Pull-up resistor register 3 (MB89965, P965A, nd F969A only)	R/W	ХХХ1 1 1 1 1 1 в
2Вн	PURR4	Pull-up resistor register 4 (MB89965, P965A, and F969A only)	R/W	ХХХХ1 1 1 1в
2Cн to 31н		(Unused area)		
32н	EIE2	External interrupt 2 control register	R/W	0000000
33н	EIF2	External interrupt 2 flag register	R/W	O <sub>B</sub>
34н to 7Вн		(Unused area)		
7Сн	ILR1	Interrupt level setting register 1	W	11111111
7Dн	ILR2	Interrupt level setting register 2	W	11111111
7Ен	ILR3	Interrupt level setting register 3	W	11111111
<b>7</b> Fн	ITR	Interrupt test register	Not available	XXXXXXX 0 0 <sub>B</sub>

#### • Read/write notation

R/W : Reading and writing available

R : Read-only W : Write-only

#### • Initial value notation

0 : Initial value of bit is "0".1 : Initial value of bit is "1".

X : Initial value of bit is undefined.

M : Initial value of bit is specified by mask option.

- : Bit is not used.

Note: Do not use the "unused areas".

#### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Parameter	Symbol	Rat	ting	Unit	Remarks	
Farameter	Syllibol	Min.	Max.	Onne	Remarks	
Power supply voltage	Vcc AVcc	Vss - 0.3	Vss + 6.0	V	*	
	AVR	Vss - 0.3	Vss + 6.0			
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	Pins other than P44 and P55	
Input voltage	VI	Vss - 0.3	Vss + 6.0	]	Pins P44 and P45	
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V	Pins other than P44 and P55	
Output voltage	Vo	Vss - 0.3	Vss + 6.0	]	Pins P44 and P45	
"L" level maximum output current	loL	_	15	mA		
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating ratio)	
"L" level total maximum output current	ΣΙοι	_	100	mA		
"L" level total average output current	ΣΙοιαν	_	40	mA	Average value (operating current × operating ratio)	
"H" level maximum output current	Іон	_	-15	mA		
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating ratio)	
"H" level total maximum output current	ΣІон	_	-50	mA		
"H" level total average output current	ΣΙοнαν	_	-20	mA	Average value (operating current × operating ratio)	
Dawaraanawantian	Б	_	300	\/\		
Power consumption	P <sub>D</sub>	_	450	mW	MB89F969A only	
Operating temperature	TA	-40	+85	°C		
Storage temperature	Tstg	-55	+150	°C		

<sup>\* :</sup> Set AVcc to the same potential as Vcc.
Also ensure that AVcc does not exceed Vcc at power on.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Faranteter	Зуппоп	Min.	Max.	Ullit	Remarks
		3.5*	5.5*	V	Normal operation guaranteed range (MB89965/P965A/F969A)
	Vcc AVcc	3.0	5.5	V	To maintain RAM state in stop mode (MB89965/P965A/F969A)
Power supply voltage		2.7*	5.5*	V	Normal operation guaranteed range (MB89PV960)
		1.5	5.5	V	To maintain RAM state in stop mode (MB89PV960)
	AVR	3.5	AVcc	V	
Operating temperature	TA	-40	+85	°C	

\*: Differs depending on the operating frequency and analog guaranteed range. See the figure below and "5. Electrical Characteristics for the A/D Converter".



The figure above shows the frequency of the external oscillator when the instruction cycle setting is 4/Fc. As the operating voltage depends on the instruction cycle, change to the new instruction cycle value if using the gear function to change the operating speed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

(AVcc = Vcc = 5.0 V, AVss = Vss = 0.0 V,  $T_A$  = -40 °C to +85 °C)

Damamastan	Sym-	Din Nama	O a malitia m		Value		11	Damanla
Parameter	bol	Pin Name	Condition	Min.	Тур.	Max.	Unit	Remarks
	VIH	P00 to P07, P10 to P17, P30 to P34	_	0.7 Vcc	_	Vcc + 0.3	٧	
"H" level input	V <sub>IHS</sub>	RST, INT20 to INT27, INT10 to INT12, SI, SCK, EC, TEST	_	0.8 Vcc	_	Vcc + 0.3	>	
voltage	Vінм	MOD0/1/2	_	Vcc - 0.3	_	Vcc + 0.3	٧	MOD pin input
	VIHSMB	CC1 CD4		Vss + 1.4		Vss + 5.5	V	When SMB selected
	V <sub>IHI2C</sub>	SCL, SDA	_	0.7 Vcc	_	Vss + 5.5	V	When I <sup>2</sup> C selected
	VıL	P00 to P07, P10 to P17, P30 to P34	_	Vss - 0.3	_	0.3 Vcc	V	
"L" level input	VILS	RST, INT20 to INT27, INT10 to INT12, SI, SCK, EC, TEST	_	Vss - 0.3		0.2 Vcc	V	
voltage	VILM	MOD0/1/2	_	Vss - 0.3	_	Vss + 0.3	V	MOD pin input
	VILSMB	CCI CDA		Vss - 0.3	_	Vss + 0.6	V	When SMB selected
	V <sub>ILI2C</sub>	SCL, SDA	<del></del>	Vss - 0.3		0.3 Vcc	V	When I <sup>2</sup> C selected
Voltage applied to open drain output pins	VD	P40 to P45	_	Vss - 0.3	_	Vcc + 0.3	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P34	Iон = −2.0 mA	4.0	_	_	V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P34, P40 to P45, RST	lo <sub>L</sub> = 4.0 mA	_	_	0.4	V	

(AVcc = Vcc = 5.0 V, AVss = Vss = 0.0 V,  $T_A = -40$  °C to +85 °C)

Dovernator	Sym-	Din Nama	Candition		Value		1154	Demonto
Parameter	bol	Pin Name	Condition	Min.	Тур.	Max.	Unit	Remarks
Input leak current	lu	P00 to P07, P10 to P17, P20 to P27, P30 to P34, P40 to P45	0 V < Vı < Vcc	-5	_	+5	μА	Without pull- up resistor option
		MOD0/1/2, TEST		-10		+10		
Open-drain output leak current	ILIOD	P40 to P45	0 V < Vı < Vss + 5.5 V	_	_	+5	μА	
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P30 to P34, P40 to P45, RST	V <sub>I</sub> = 0.0 V	25	50	100	Ω	With pull-up resistor option
			E 400 MIL	_	10	20		MB89PV960
	Icc1		Fch = 10.0 MHz tinst*2 = 0.4 µs main run mode	_	4	7	mA	MB89965 MB89P965A
			main rain mode	_	5	8		MB89F969A
		Vcc	FcH = 10.0 MHz	_	3	8		MB89PV960
Power supply current*1	lcc <sub>2</sub> a	(when using an external clock)	$t_{\text{INST}}^{*2} = 6.4 \mu\text{s}$ main run mode		1	3	mA	MB89965 MB89P965A MB89F969A
			FcH = 10.0 MHz	_	3	8		MB89PV960
	Iccs <sub>1</sub>		t <sub>INST</sub> *2 = 0.4 μs main sleep mode	_	2	4	mA	MB89965 MB89P965A MB89F969A

(Continued)

(AVcc = Vcc = 5.0 V, AVss = Vss = 0.0 V,  $T_A = -40$  °C to +85 °C)

Parameter	Sym-	Pin Name	Condition		Value		Unit	Remarks
rarameter	bol	Fill Name	Condition	Min.	Тур.	Max.	Ollic	Remarks
	Iccs2		$\begin{aligned} F_{\text{CH}} &= 10.0 \text{ MHz} \\ t_{\text{INST}}^{*2} &= 6.4  \mu\text{s} \\ \text{main sleep mode} \end{aligned}$		1	3	mA	
				_	70	150	μΑ	MB89PV960
	Icci		Fcн = 32.768 kHz	_	20	100	μΑ	MB89965
Power supply	ICCL	Vcc	sub run mode		0.3	1	mA	MB89P965A MB89F969A
	Iccls	(when using an external sub sleep mode			10	50	μΑ	
	Clock)	FcH = 32.768 kHz • clock mode, main stop mode	_	5	15	μΑ		
				_	1	10		MB89PV960
	CCH	T <sub>A</sub> = +25 °C • sub stop mode	_	5	10	μΑ	MB89965 MB89P965A MB89F969A	
Input capacitance	Cin	Except AVcc, AVss, Vcc, and AVss	f = 1 MHz	_	10	_	pF	

<sup>\*1 :</sup> The power supply current values are for an external clock.

<sup>\*2:</sup> See " (4) Instruction Cycle" in "4. AC Characteristics".


#### 4. AC Characteristics

#### (1) Reset Timing

$$(V_{CC} = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C to} +85 ^{\circ}\text{C})$$

Parameter	Parameter Symbol Condition		Va	lue	Unit	Remarks
Parameter	Symbol	Condition	Min.	Max.	Offic	Nemarks
RST "L" pulse width	<b>t</b> zlzh	_	48 thcyL*	_	ns	

\*: they is the period (1/Fc) of the oscillation input to X0.




#### (2) Power-On Reset

$$(AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)$$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
Farameter	Syllibol	Condition	Min.	Max.	Onn	Remarks
Power supply rising time	<b>t</b> R	_	0.5	50	ms	
Power supply cutoff time	toff	_	1	_	ns	For repeated operation

Note: Ensure that the power supply rising time is less than the selected oscillation stabilization delay time. For example, if the main clock frequency  $F_C = 10$  MHz and  $2^{14}/F_C$  is selected as the oscillation stabilization delay time, the resulting oscillation stabilization delay time is 1.6 ms. As rapid changes in the power supply voltage may cause a power-on reset, if you need to change the power supply voltage while the device is operating, ensure that the power supply voltage changes smoothly.




#### (3) Clock Timings


$$(AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)$$


							1	
Parameter	Symbol	Pin Name	Value			Unit	Remarks	
i arameter			Min.	Тур.	Max.	Oilit	iveriiai ka	
Clock frequency	Fсн	X0, X1	1	_	10	MHz	Main clock	
Clock frequency	FcL	X0A, X1A	_	32.768	_	kHz	Sub clock	
Clock avalo timo	<b>t</b> HCYL	X0, X1	100	_	1000	ns	Main clock	
Clock cycle time	<b>t</b> LCYL	X0A, X1A	_	30.5	_	μs	Sub clock	
Input clock pulse width	Pwh PwL	X0	20	_	_	ns	External clock	
impat clock puise width	P <sub>WHL</sub> P <sub>WLL</sub>	X0A	_	15.2	_	μs	External clock	
Input clock rising/falling time	tcr tcr	X0		_	10	ns	External clock	

• X0 and X1 clock timing and input conditions



• Clock configurations





### (4) Instruction Cycle

$$(AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)$$


Parameter	Symbol	Value	Unit	Remarks
Instruction cycle (Minimum instruction execution time)	tinst	4/Гсн, 8/Гсн, 16/Гсн, 64/Гсн	пе	$\begin{aligned} & \text{FcH} = \text{10 MHz (4/FcH) operation} \\ & \text{time} \\ & \text{tinst} = 0.4 \; \mu \text{s} \end{aligned}$
	uivoi	2/FcL	μs	$\begin{aligned} & \text{FcL} = 32.768 \text{ kHz operation} \\ & \text{time} \\ & \text{tinst} = 61.036  \mu\text{s} \end{aligned}$

### (5) Serial I/O Timings

 $(V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$ 

Parameter	Sym- bol	Pin Name	Condition	Value		Unit	Remarks
				Min.	Max.	Onic	Keillaiks
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs	
$SCK \downarrow \to SO$ delay time	<b>t</b> sLOV	SCK, SO	Internal clock operation	-200	200	ns	
Valid SI → SCK ↑	<b>t</b> ıvsh	SCK, SI		200	_	ns	
$SCK \uparrow \rightarrow valid SI hold time$	<b>t</b> sHIX	SCK, SI		200		ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK		tinst*	_	μs	
Serial clock "L" pulse width	<b>t</b> slsh	SCK	External clock operation	tinst*	_	μs	
$SCK \downarrow \to SO$ delay time	<b>t</b> sLOV	SCK, SO		0	200	ns	
Valid SI → SCK	<b>t</b> ıvsh	SCK, SI		200	_	μs	
$SCK \uparrow \rightarrow valid SI hold time$	<b>t</b> sнıx	SCK, SI		200		μs	

\*: See " (4) Instruction cycle" for a definition of tinst.




#### (6) Peripheral Input Timings

 $(Vcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to} +85 \,^{\circ}\text{C})$ 

Parameter	Symbol	Pin Name	Va	lue	Unit	Remarks
	Syllibol	riii ivaiiie	Min.	Max.		
Peripheral input "H" pulse width	tıшн	INT10 to INT12,	2 tinst*	_	μs	
Peripheral input "L" pulse width	tıнı∟	INT20 to INT27, EC	2 tinst*	_	μs	

\*: See " (4) Instruction cycle" for a definition of tinst.




### (7) I<sup>2</sup>C Timings

 $(Vcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to} +85 \,^{\circ}\text{C})$ 

Doromotor	Sym	Pin	Va	Unit	Dama anta		
Parameter	bol	PIII	Min.	Max.	Unit	Remarks	
Start condition output	<b>t</b> sta	SCL SDA	$1/4t$ INST*1 $\times$ $m^* \times n^{*3} - 20$	$1/4t_{\text{INST}}^{*1} \times m^{*2} \times n^{*3} + 20$	ns	Master mode	
Stop condition output	<b>t</b> sто	SCL SDA	$1/4t_{\text{INST}}^{*1} \times (m^{*2} \times n^{*3} + 8) \\ -20$	$1/4t_{INST}^{*1} \times (m^{*2} \times n^{*3} + 8) + 20$	ns	Master mode	
Start condition detect	<b>t</b> sta	SCL SDA	$1/4$ tinst*1 $\times$ 6 + 40	_	ns		
Stop condition detect	<b>t</b> sто	SCL SDA	$1/4t_{\text{INST}}^{*1} \times 6 + 40$	_	ns		
Restart condition output	<b>t</b> stasu	SCL SDA	$1/4 t_{INST}^{*1} \times (m^{*2} \times n^{*3} + 8) \\ -20$	$1/4t_{INST}^{*1} \times (m^{*2} \times n^{*3} + 8) + 20$	ns	Master mode	
Restart condition detect	<b>t</b> stasu	SCL SDA	$1/4t_{INST}^{*1} \times 4+40$	_	ns		
SCL output "L" width	tLOW	SCL	$1/4t_{\text{INST}}^{*1} \times m^{*2} \times n^{*3} - 20$	$1/4t_{\text{INST}}^{*1} \times m^{*2} \times n^{*3} + 20$	ns	Master mode	
SCL output "H" width	<b>t</b> HIGH	SCL	$1/4t_{\text{INST}}^{*1} \times (m^{*2} \times n^{*3} + 8) \\ -20$	$1/4t_{INST}^{*1} \times (m^{*2} \times n^{*3} + 8) + 20$	ns	Master mode	
SDA output delay	t₀o	SDA	$1/4t$ INST $^{*1} \times 4 - 20$	$1/4t_{\text{INST}}^{*1} \times 4 + 20$	ns		
SDA output setup time after interrupt	<b>t</b> DOSU	SDA	$1/4$ tinst*1 $\times$ 4 $-$ 20	_	ns		
SCL input "L" pulse width	<b>t</b> LOW	SCL	$1/4$ tinst*1 $\times$ 6 + 40	_	ns		
SCL input "H" pulse width	<b>t</b> HIGH	SCL	$1/4t_{INST}^{*1} \times 2 + 40$	_	ns		
SDA input setup time	<b>t</b> su	SDA	40		ns		
SDA hold time	tно	SDA	0	_	ns		

<sup>\*1:</sup> See " (4) Instruction cycle" for a definition of tinst.

\*3: n is the value set in the ICCR: CS2 to CS0 bits (bits 2 to 0).



<sup>\*2:</sup> m is the value set in the ICCR: CS4 and CS3 bits (bits 4 to 3).

#### 5. Electrical Characteristics for the A/D Converter

(AVcc = 3.5 V to 5.5 V, AVss = Vss = 0.0 V,  $T_{A}$  =  $-40~^{\circ}C$  to +85  $^{\circ}C)$ 

Parameter	Sym bol	Pin	Condition	Value			Unit	Domonico
Farameter				Min.	Тур.	Max.	Unit	Remarks
Resolution			_	_	_	10	bit	
Total error				-5.0		+5.0	LSB	
Non-linearity error	Ī —			-2.5	_	+2.5	LSB	
Differential linearity error			AVR = Avcc	-1.9	_	+1.9	LSB	
Zero transition voltage	Vот			AVR – 3.5 LSB	AVR + 0.5 LSB	AVR + 4.5 LSB	mV	
Full-scale transition voltage	V <sub>FST</sub>	_		Vcc – 6.5 LSB	Vcc – 1.5 LSB	Vcc + 1.5 LSB	mV	
Variation between channels	_			_	_	4	LSB	
A/D mode conversion time*2	_			_	60 tinst*1	_	μs	MB89965 MB89P965A MB89F969A
				_	38 tinst*1	_	μs	MB89PV960
A/D sampling time				_	16 tinst*1	_	μs	
Analog input current	Iain	AN0				10	μΑ	
Analog input voltage range	Vain	to AN3		AVss	_	AVR	V	
	lΑ		A/D operation	_	1.5	3	mA	
Power supply current	Іан	Avcc	$T_A = +25  ^{\circ}C$ A/D stop	_	1	5	μА	
Reference voltage	_		_	AVss + 3.5	_	AVcc	V	
Reference voltage	IR	AVR	A/D operation	_	400	_	μΑ	
supply current	I <sub>RH</sub>		A/D stop	_	_	5	μΑ	

<sup>\*1 :</sup> See " (4) Instruction cycle" for a definition of  $t_{\mbox{\scriptsize INST.}}$ 

<sup>\*2 :</sup> Includes sampling time.

#### 6. A/D Converter Glossary

Resolution

The change in analog voltage that can be recognized by the A/D converter.

• Linearity error (unit : LSB)


The deviation between the actual conversion characteristics and the line linking the zero transition point ("00  $0000\ 0000\ B$ "  $\longleftrightarrow$  "00  $0000\ 0001\ B$ ") and the full scale transition point ("11 1111 1110B"  $\longleftrightarrow$  "11 1111 1111B").


• Differential linearity error (unit : LSB)

The variation from the ideal input voltage required to change the output code by 1 LSB.

• Total error (unit : LSB)

The total error is the difference between the actual value and the theoretical value.






#### 7. Notes for A/D Conversion

Analog input pins and input impedance

The A/D converter incorporates a sample & hold circuit as shown below. When an A/D conversion starts, the voltage at the analog input pin is captured by the sample & hold capacitor for a period of 16 instruction cycles. Accordingly, if the output impedance of the external circuit connected to the analog input is high, the analog input voltage may not stabilize within the period of the analog input sampling time. Therefore, ensure that the output impedance of the external circuit is sufficiently low (10 k $\Omega$  or less). If it is not possible to reduce the output impedance of the external circuit, connecting an external capacitor of approximately 0.1  $\mu$ F is recommended.



#### • Error

The relative error increases as |AVR – AVss| becomes smaller.

### 8. Electrical Characteristics of Flash Memory

• Programming and erasing characteristics

Parameter		Sym bol	Pin Name	Condition	Value		Unit	Domorko		
Parameter					Min.	Тур.	Max.	Unit	Remarks	
Power supply current*1			IFWE	Vcc	Vcc = 5.0 V	_	_	40	mΑ	
Sector erasing time	Fixed time per sector regardless of size	Successful completion time				_	1	15	S	
		Unsuccess- ful comple- tion time			_	_	_	*2	_	
Programming time	per byte	Successful completion time		_	_	_	8	3600	μs	
		Unsuccess- ful comple- tion time				_	650	3600	μs	

<sup>\*1 :</sup> Automatic algorithm executing

<sup>\*2 :</sup> If a fault occurs during sector erasing, detection via  $DQ_5$  may not be available ( $DQ_5 = 1$  may not occur) . Accordingly, a fault must be assumed after 15 s, even if  $DQ_5$  does not go to "1".

### **■ MASK OPTIONS**

NO	Part No.	MB89965	MB89P965A/ MB89F969A	MB89PV960	
NO	Specifying procedure	Specify when ordering mask	Not available	Not available	
1	Initial value* selection for main clock oscillation stabilization delay time (FcH = 10 MHz)  • 01 : 2 <sup>12</sup> /FcH (0.4 ms approx.)  • 10 : 2 <sup>16</sup> /FcH (6.6 ms approx.)  • 11 : 2 <sup>18</sup> /FcH (26.2 ms approx.)	Selectable	2 <sup>18</sup> /Fсн (26.2 ms approx.)	2 <sup>18</sup> /Fсн (26.2 ms approx.)	


Fсн : Frequency of main clock oscillation


### **■ ORDERING INFOMATION**


Part Number	Package	Remarks
MB89965PFV1 MB89P965APFV1 MB89965CPFV1	Plastic LQFP, 48-pin (FPT-48P-M05)	The MB89965PFV1 does not have an I <sup>2</sup> C function.
MB89965PFM MB89P965APFM MB89965CPFM	Plastic QFP, 48-pin (FPT-48P-M13)	The MB89965PFM does not have an I <sup>2</sup> C function.
MB89965PF MB89P965APF MB89965CPF	Plastic QFP, 48-pin (FPT-48P-M16)	The MB89965PF does not have an I <sup>2</sup> C function.
MB89F969APFM	Plastic LQFP, 64-pin (FPT-64P-M09)	
MB89PV960CF	Ceramic MQFP, 48-pin (MQP-48C-P01)	


<sup>\*:</sup> This specifies the initial value after a reset of the oscillation stabilization delay time setting bits in the system clock control register (SYCC: WT1, WT0)


#### **■ PACKAGE DIMENSIONS**











# **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0104 © FUJITSU LIMITED Printed in Japan