

**FUJITSU**

# TTL TWO-PHASE CLOCK GENERATOR AND DRIVER

**MB 8867**  
**MB 8867E**
October 1982  
Edition 2.0

## TWO-PHASE MICROPROCESSOR CLOCK

The Fujitsu MB 8867 is an advanced Microprocessor Clock Generator/Driver LSI manufactured with Fujitsu's bipolar TTL process. The circuit generates non-overlapping two-phase clock signals for the Fujitsu MBL 6800 microprocessor unit or similar single +5 volt MPU's. Additionally, two-phase TTL clock signals synchronized with the MPU clock are provided, as well as an MPU data strobe, reset/clock controls for the memory interrupt, and an automatic power-up reset. With the MB 8867, the entire MPU timing system can be designed with one chip and a minimum of external components.

A built-in oscillator permits external timing control by a crystal; or RC network timing can be utilised for less critical applications. In the former, the internal frequency divider is rate selectable, so that the output frequency is either 1/4 or 1/16 of the source frequency.



Driver circuits are included on the MB 8867 which eliminates the need for external buffer gates and reduces system package count. Output drivers are short-circuit protected.

- Single chip two-phase clock generator with on-chip drivers
- Short-circuit protected outputs
- Complete MPU system timing network including dynamic memory refresh
- Single +5V power supply
- Low power consumption: 450 mW typ.
- Reliable TTL process
- Two-phase TTL clock signals
- Data strobe for memory control synchronization
- Automatic power-up and manual reset
- Clock controls for memory interrupt
- Crystal or RC network frequency source
- Selectable source frequency options
- Works with high speed microprocessors
- Standard 24 pin package
- Minimum external components required


## ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
V <sub>CC</sub> Pin Potential to GND Pin	V <sub>CC</sub>	+7 Max.	V
Input Voltage	V <sub>IN</sub>	-0.5 to +5.5	V
Output Voltage	V <sub>O</sub>	-0.5 to +5.5	V
Operating Temperature	T <sub>OP</sub>	-25 to +125	°C
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.


**CERAMIC PACKAGE**  
**DIP-24C-C01**

**PLASTIC PACKAGE**  
**DIP-24P-M01**

## PIN ASSIGNMENT



Small geometry bipolar integrated circuits are occasionally susceptible to damage from static voltages or electric fields. It is therefore advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this device.

## INTRODUCTION

The MB 8867 provides the two-phase clock signal input for the MBL 6800 microprocessor or any similar timing signal required in a microcomputer system. The IC incorporates the necessary logic to ensure that these clock signals ( $\phi_1$  and  $\phi_2$ ) are non-overlapping; and, additionally, the MB 8867 is designed to accommodate direct connection to high capacitive loads (typically 170 pF) without additional buffering.

Most high speed microprocessor controlled systems utilize dynamic random access memories in order to minimize

system cost and power consumption. A major design problem in such systems is to provide dynamic RAM refresh timing signals synchronized with the operation of the MPU. The MB 8867 solves this problem with its refresh control pins, R. REQ and R. GRANT (Refresh Request and Refresh Grant).

In the pin description below, all TTL compatible inputs and outputs are indicated by "TTL input" or "TTL output" and later referred to in the characteristic tables by these terms.

## DESCRIPTION OF PINS

### XT<sub>1</sub>, XT<sub>2</sub>

Two pins are provided for the connection of an external crystal. The crystal selected should be either four or sixteen times the desired output clock frequency. Small picofarad capacitors are provided internally in the oscillator circuitry. However, for fine oscillation control, an additional small capacitor (3 pF to 10 pF) in series with the crystal may be used.

### EXT. IN (TTL input)

This input is used for an external RC network to provide timing control when a crystal is not utilized. Note that, like the crystal source, the input frequency will be either four or sixteen times the desired output clock frequency. See the APPLICATIONS INFORMATION section of this data sheet for proper external component connection.

### M. CLK (TTL output)

Provides a reference clock driver for external memory synchronous with  $\phi_2$ . The frequency is identical to the output clock frequency ( $\phi_1$ ,  $\phi_2$ ), but is not affected by switching R. REQ (refresh cycle).

### 2M, 4M (TTL outputs)

2M and 4M are pulse train drivers with frequencies of two times and four times the output clock ( $\phi_1$ ,  $\phi_2$ ) frequency, respectively. When R. SEL is low, EXT. IN and 4M are in opposite phase. Therefore, ring oscillation can be generated without an external crystal by inserting an appropriate RC network between 4M and EXT. IN. See the APPLICATIONS INFORMATION section of this data sheet for circuit information.

### RC

Provides automatic power-up reset function by utilizing an external RC network. RESET goes low with the rising edge of  $\phi_1$  when RC is less than 0.8V; RESET goes high when RC is greater than 2/3 V<sub>CC</sub>. Therefore, automatic power-up reset is obtained by providing a delay slower than the rise time of V<sub>CC</sub>.

### INH (TTL input)

Used to control internal oscillation. The oscillator is operational when INH is brought high (open); the oscillator is inhibited when INH is brought low.

### R. SEL (TTL input)

When R. SEL is high (open), the one-by-four frequency divider is operational; when R. SEL is low, the divider is bypassed. As an example, a 16MHz external time source will generate a 1MHz output clock frequency if R. SEL is high.

### $\phi_1$ , $\phi_2$

MPU output clock drivers.  $\phi_1$  and  $\phi_2$  have non-overlapping control.

### $\phi_1$ TTL, $\phi_2$ TTL (TTL outputs)

TTL level output clock drivers synchronized with  $\phi_1$  and  $\phi_2$ , respectively.

### DATA STB (TTL output)

Data strobe signal for memory read and write operations. DATA STB goes high one cycle of the 4M output frequency after  $\phi_2$  goes high; DATA STB goes low just before  $\phi_2$  goes low. If M. RDY is not interrupted, DATA STB will maintain its high state during the last quarter cycle of  $\phi_2$ .

### RESIN, RESIN (TTL outputs)

Provides manual input reset. After reset, RESIN is brought low and RESIN is open. Manual reset occurs when these states are reversed. An internal flip-flop prevents switch-on chattering.

### RESET (TTL output open-collector)

Open-collector output pin to provide the reset function.

### R. REQ, (TTL input) R. GRANT (TTL output)

These pins provide memory refresh control. R. REQ is usually kept high. To start the refresh cycle, R. REQ is brought low, and then R. GRANT goes high at the next falling edge of the memory clock. Then R. REQ is brought high, and R. GRANT will go low at the next falling edge of the memory clock.  $\phi_1$  will stay high and  $\phi_2$  will stay low during refresh. R. GRANT may be connected to the three state control of the MPU system to provide refresh for dynamic memories and DMA (Direct Memory Access) in the "cycle steal" mode.

### M. RDY, (TTL input) M. GRANT (TTL output)

Provided for low speed memory control. M. RDY is usually kept high. When M. RDY is brought low, M. GRANT goes low on the next falling edge of 4M. The high state of  $\phi_2$  is extended for the period that M. GRANT is low. At the same

time, the high state of M.CLK and DATA STB are maintained. This permits a long time period for memory read operations.

#### Vcc

Connected to the +5V supply. By-pass capacitors are

recommended if the supply rail is long in order to reduce supply impedance.

#### GND 1, GND 2

Two ground terminals are provided in order to reduce internal impedance paths.

Fig. 1-MB 8867 BLOCK DIAGRAM






Fig. 2-SYSTEM TIMING DIAGRAM

#### • MEMORY INTERRUPT TIMING



#### • POWER-UP RESET TIMING



**GUARANTEED OPERATING CONDITIONS**  
(Referenced to GND)

Parameter	Symbol	Value			Unit	Operating Temperature
		Min.	Typ.	Max.		
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V	0°C to +70°C
Input High Voltage (TTL inputs)	V <sub>IHT</sub>	2			V	
Input High Voltage (RC)	V <sub>IHR</sub>	4.5			V	

**DC CHARACTERISTICS \***

(Full Guaranteed Operating Ranges unless otherwise noted.)

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Output High Voltage φ <sub>1</sub> , φ <sub>2</sub> (I <sub>OH</sub> =-0.2mA, V <sub>CC</sub> =5.25V) TTL outputs except RESET (I <sub>OH</sub> =-0.4mA, V <sub>CC</sub> =4.75V)	V <sub>OH</sub>	4.95 2.4			V V
Output Low Voltage φ <sub>1</sub> , φ <sub>2</sub> (I <sub>OL</sub> =1.8mA, V <sub>CC</sub> =4.75V) TTL inputs (I <sub>OL</sub> =16mA, V <sub>CC</sub> =4.75V)	V <sub>OL</sub>			0.3 0.4	V V
Input Clamp Diode Voltage TTL inputs (I <sub>IC</sub> =-12mA, V <sub>CC</sub> =4.75V)	V <sub>IC</sub>			1.5	V
Input High Current EXT IN (V <sub>CC</sub> =5.25V, V <sub>IN</sub> =2.4V) R.REQ, M.RDY, RESIN (V <sub>CC</sub> =4.75V, V <sub>IN</sub> =2.4V) RESIN, R.SEL, INH (V <sub>CC</sub> =5.25V, V <sub>IN</sub> =5.25V)	I <sub>IH</sub>	-100		40 10	μA μA
Input Low Current EXT IN (V <sub>CC</sub> =5.25V, V <sub>IN</sub> =0.4V) R.REQ, M.RDY, RESIN, RESIN (V <sub>CC</sub> =5.25V, V <sub>IN</sub> =0.4V) R.SEL, INH (V <sub>CC</sub> =5.25V, V <sub>IN</sub> =0.4V)	I <sub>IL</sub>			-1.6 -3.2 -4.8	mA mA mA
Power Supply Current (V <sub>CC</sub> =4.75V, XT <sub>2</sub> =0V) (V <sub>CC</sub> =5.25V, XT <sub>2</sub> =0V)	I <sub>CC</sub>	60		160	mA mA
Output High Current RESET (V <sub>CC</sub> =4.5V, V <sub>OH</sub> =5.5V)	I <sub>OH</sub>			250	μA
Output Short Circuit Current φ <sub>1</sub> , φ <sub>2</sub> (V <sub>OL</sub> =0V, V <sub>CC</sub> =5.25V) TTL inputs except RESET (V <sub>OL</sub> =0V, V <sub>CC</sub> =5.25V)	I <sub>OS</sub>	-33 -18		-100 -55	mA mA

\* Unused terminals are left open.



**AC CHARACTERISTICS**

(Full Guaranteed Operating Ranges unless otherwise noted.)

Parameter	Symbol	Value			Unit	Remarks
		Min.	Typ.	Max.		
Cycle Time	$T_C$	0.5		10	$\mu s$	Fig. 3 Fig. 4
		0.666				
$\phi_1$ Pulse Width ( $\phi_1$ )	$PW_{\phi_1}$	$\frac{T_c}{2} - 70$			ns	Fig. 3
		$\frac{T_c}{2} - 100$				
$\phi_2$ Pulse Width ( $\phi_2$ )	$PW_{\phi_2}$	$\frac{T_c}{2} - 50$			ns	Fig. 4
		$\frac{T_c}{2} - 100$				
Rise Time ( $\phi_1, \phi_2$ )	$t_{r\phi}$		20	40	ns	Fig. 3
Fall Time ( $\phi_1, \phi_2$ )	$t_{f\phi}$		15	30	ns	Fig. 4
$\phi_1$ to $\phi_2$ Delay Time ( $\phi_1, \phi_2$ )	$t_{d_1}$	5	20	30	ns	Fig. 3
$\phi_2$ to $\phi_1$ Delay Time ( $\phi_1, \phi_2$ )	$t_{d_2}$	5	20	30	ns	Fig. 4
Pulse Width (M.RDY=INH=R.SEL=HIGH) (2M) (M.CLK) (DATA STB)	$PW_4$	$\frac{T_c}{8} - 30$	$\frac{T_c}{8}$		ns	Fig. 3 Fig. 5
	$PW_2$	$\frac{T_c}{4} - 30$	$\frac{T_c}{4}$			
	$PW_M$	$\frac{T_c}{2} - 30$	$\frac{T_c}{2}$		ns	Fig. 3
	$PW_D$	$\frac{T_c}{4} - 30$	$\frac{T_c}{4}$		ns	Fig. 6
4M to M.GRANT Delay Time	$t_{4G}$			50	ns	Fig. 3
4M to M.CLK Delay Time	$t_{4MC}$		15	30	ns	Fig. 5
M.CLK to $\phi_1$ Delay Time	$t_{M_1}$	5	20	60	ns	
M.CLK to $\phi_2$ Delay Time	$t_{M_2}$	15	40	80	ns	Fig. 3
M.CLK to DATA STB Delay Time	$t_{MD}$	$\frac{T_c}{4} - 30$		$\frac{T_c}{4} + 15$	ns	Fig. 6
M.CLK to R.GRANT Delay Time	$t_{MG}$			50	ns	
M.RDY Enable Time	$t_{EM}$	50			ns	Fig. 3
M.RDY Disable Time	$t_{DM}$	50			ns	Fig. 5
R.REQ Enable Time	$t_{ER}$	50			ns	Fig. 3
R.REQ Disable Time	$t_{DR}$	50			ns	Fig. 6

Fig. 3—AC TEST CONDITIONS

TTL Input Waveform

Load for  $\phi_1$  and  $\phi_2$ 

Load for TTL Outputs




Fig. 4—TIMING DIAGRAM (1)




Fig. 5—TIMING DIAGRAM (2)













Fig. 6—TIMING DIAGRAM (3)



## TYPICAL CHARACTERISTICS CURVES



\* except inputs with pull-up resistor



## APPLICATIONS INFORMATION


### 1. Crystal Oscillator:

The crystal oscillator circuitry is shown in Fig. 15. Oscillations between the serial ( $f_0$ ) and parallel ( $f_{\infty}$ ) resonant frequency of the crystal can be generated. Pico farad capacitors ( $C_{10}, C_{20}$ ) are diffused on-chip. Therefore, oscillation can be generated by simply connecting an external capacitor ( $C_2 \sim 50\text{pF}$ ) from  $XT_2$  to ground. Normally, a crystal with a resonant frequency of four or sixteen times the desired output clock driver frequency is used. The selection depends on whether the R. SEL pin is high (16X) or low (4X).

#### External crystal specifications:

Oscillator Frequency	22 MHz max.
Load Capacitance	10 ~ 30 pF
Equivalent Resistance	75 ohms max.
Resonant Power	4 mW max.


Fig. 15—Oscillation Circuitry



Typical Frequency of Crystal Oscillator

Clock Frequency (MHz)	Cycle Time (ns)	Inherent Frequency of Crystal Oscillator (MHz)	
		R.SEL=H	R.SEL=L
1.00	1000	16.00	—
1.33	750	21.33	—
2.00	500	—	8.00

Fig. 16—Standard Capacitance for Crystal Oscillator




### 2. $\phi_1, \phi_2$ Clock Driver Circuit

The output clock driver circuit is shown in Fig. 17.

These circuits are designed to drive capacitive loads with a high amplitude pulse train. The pull-up resistor  $R_P$  has a nominal value of 500 ohms, and is on-chip in order to swing  $\phi_1, \phi_2$  up to  $V_{CC}$ . When  $\phi_1, \phi_2$  are grounded,  $R_S$  (10 ohms) and  $Q_4$  protect the output driver  $Q_3$ .


Fig. 17—Clock Driver Circuitry




### 3. Input Controls

All input controls (INH, R. SEL, R. REQ, M. RDY, RESIN, RESIN) are TTL compatible. To simplify system packaging, all these pins have internal pull-up resistors so that they may be left open (unconnected) if desired.

**Fig. 18—CLOCK GENERATION USING CRYSTAL**



**Fig. 19—CLOCK GENERATION USING EXTERNAL "RC" NETWORK**



APPLICATIONS INFORMATION (cont'd)

Fig. 20—REFRESH CONTROL APPLICATION





Fig. 21—LOW SPEED MEMORY APPLICATION



NOTE: \*1. Values depend upon memory speed. For 1  $\mu$ s cycle time, use 100 pF and 25 K $\Omega$ .


\*2. Inverter for address selection may be used.

**MB 8867**  
**MB 8867E**


**FUJITSU**

## PACKAGE DIMENSIONS

**24-LEAD CERAMIC (CERDIP) DUAL IN-LINE PACKAGE  
(CASE No. : DIP-24C-C01)**



**24-LEAD PLASTIC DUAL IN-LINE PACKAGE  
(CASE No. : DIP-24P-M01)**



## SELECTOR GUIDE

### ANALOG-TO-DIGITAL CONVERTERS

Device Number	Description	Resolution (bits)	Linearity (%)	Analog Input Voltage Range (V)	Conversion Speed	Supply Voltage (V)	Max. Supply Current (mA)	I/O Level	Package	Alternate Source
<b>MB4052<sup>1</sup></b>	Bipolar 4-ch. 8-bit A/D Converter: Successive approximation technique, Serial output	8	$\pm 0.19$	3 Modes: 0 to 0.625, 0 to 2.5, 0 to 10	100 $\mu$ s/ ch Max	3.5–6.0 or 8.0–18	30 at $V_{CC} = 6V$	TTL/ CMOS, Open Collector	DIP-16C-C02 DIP-16P-M02	–
<b>MB4053<sup>2</sup></b>	Bipolar 6-ch. A/D Converter Subsystem: Single slope method, Pulse width output, scale correction	–	$\pm 0.2$	0 to ( $V_{CC} - 2$ ), 5.25 Max	350 $\mu$ / ch Max	4.75 to 15	10	TTL	DIP-16C-C02 DIP-16P-M01 FPT-16P-M01	$\mu$ A 9708
<b>MB4056<sup>3</sup></b>	Bipolar 8-channel, successive approximation technique, Serial output	6	0.19	0 to 1.25; 0 to 5	100 $\mu$ / channel max	4.75 to 18	40	TTL	DIP-20P-M01	–
<b>MB4063<sup>2</sup></b>	MB4053 with on-chip voltage divider	–	$\pm 0.2$	0 to ( $V_{CC} - 2$ ), 5.25 Max	350 $\mu$ s/ ch Max	–	–	TTL	DIP-16C-C02 DIP-16P-M01 FPT-16P-M01	–
<b>MB40547-73 -83</b>	Bipolar High Speed 1-ch. 8-bit A/D Converter: Fully-parallel comparison method	8	$\pm 0.4$ $\pm 0.2$	$V_{CC}$ to ( $V_{CC} - 2$ )	20 MSPS	$-5.2$ $\pm 5\%$	–280	10K ECL	DIP-24C-A01	–
<b>MB40576<sup>3</sup></b>	Bipolar High Speed 1-ch. 6-bit A/D Converter: Fully-parallel comparison method	6	$\pm 0.8$	$V_{CC}$ to ( $V_{CC} - 2$ ) 1V Width	20 MSPS	$+5.0$ $\pm 5\%$	80	TTL	DIP-16P-M04	–

### DIGITAL-TO-ANALOG CONVERTERS

<b>MB4072<sup>2</sup></b>	8-bit High Speed Multiplying D/A Converter: High-Z open-collector outputs	8	$\pm 0.2$	–10 to +18 ( $V_S = \pm 15V$ )	150 ns	$\pm 4.5$ to $\pm 18$	3.8 for $V_S = 15V$ –7.8 for $V_S = -15V$	Any	DIP-16C-C02 DIP-16P-M02 FPT-16P-M02	DAC-08
<b>MB40748-83 -93</b>	10-bit High Speed D/A Converter	10	$\pm 0.2$ $\pm 0.1$	0 to –1	30 MSPS	$-5.2$ $\pm 5\%$	–90	10K ECL	DIP-24C-A01	–
<b>MB40776<sup>3</sup></b>	6-bit High Speed D/A Converter: Suitable for digital TV	6	$\pm 0.8$	$V_{CC}$ to ( $V_{CC} - 1$ )	20 MSPS	$+5$ $\pm 5\%$	65	TTL	DIP-16P-M04	–
<b>MB40776<sup>3</sup></b>	8-bit High Speed D/A Converter: Suitable for digital TV	8	$\pm 0.2$	$V_{CC}$ to ( $V_{CC} - 1$ )	30 MSPS	$+5$ $\pm 5\%$	75	TTL	DIP-18P-M01	–
<b>MB40786<sup>3</sup></b>	10-bit Ultra High Speed D/A Converter: Pin compatible with MB40748	10	$\pm 0.2$	0 to –1	125 MSPS	$-5.2$ $\pm 5\%$	–135	10K ECL	DIP-24C-A01	–

#### Notes:

1.  $T_A = -30^\circ C$  to  $+85^\circ C$
2.  $T_A = -40^\circ C$  to  $+85^\circ C$
3.  $T_A = 0^\circ C$  to  $+70^\circ C$