Memory FRAM cмоs 2 M Bit (256 K × 8)

MB85R2001

■ DESCRIPTIONS

The MB85R2001 is an FRAM (Ferroelectric Random Access Memory) chip consisting of 262,144 words \times 8 bits of non-volatile memory cells created using ferroelectric process and silicon gate CMOS process technologies.

The MB85R2001 is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R2001 can be used for 10¹⁰ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.

The MB85R2001 uses a pseudo-SRAM interface that is compatible with conventional asynchronous SRAM.


■ FEATURES

• Bit configuration : 262,144 words × 8 bits

Read/write endurance
 Operating power supply voltage: 3.0 V to 3.6 V
 Operating temperature range
 Data retention
 Package
 10¹⁰ times/bit
 10 v to 3.6 V
 10 years (+ 55 °C)
 202, 144 words × 8 bits
 10¹⁰ times/bit
 10 v to 3.6 V
 10 years (+ 55 °C)
 202, 144 words × 8 bits
 202, 1




■ PIN ASSIGNMENTS



■ PIN DESCRIPTIONS

Pin name	Function
A0 to A17	Address Input
I/O1 to I/O8	Data Input/Output
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
WE	Write Enable Input
ŌĒ	Output Enable Input
Vcc	Power Supply
GND	Ground
NC	No Connection

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

Operation Mode	CE1	CE2	WE	OE	I/O1 to I/O8	Supply Current	
	Н	Х	Х	Х		G. "	
Standby Pre-charge	Х	L	Х	Х	High-Z	Standby (Is _B)	
	Х	Х	Н	Н		(105)	
Read	P L	H	Н	L	Dout		
Read (Pseudo-SRAM, OE control*1)	L	Н	Н	P		Operation	
Write	P-1 L	H	L	Н	Din	(lcc)	
Write (Pseudo-SRAM, WE control*2)	L	Н	الح	Н			

 $L=V_{IL},\,H=V_{IH},\,X$ can be either V_{IL} or $V_{IH},\,High\text{-}Z=High\,\,Impedance$

 $[\]nearrow$: Latch address and latch data at falling edge, $\sqrt{\ }$: Latch address and latch data at rising edge

^{*1 :} $\overline{\text{OE}}$ control of the Pseudo-SRAM means the valid address at the falling edge of $\overline{\text{OE}}$ to read.

^{*2 :} $\overline{\text{WE}}$ control of the Pseudo-SRAM means the valid address and data at the falling edge of $\overline{\text{WE}}$ to write.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Onit
Supply Voltage*	Vcc	-0.5	+4.0	V
Input Voltage*	Vin	-0.5	Vcc + 0.5	V
Output Voltage*	Vouт	-0.5	Vcc + 0.5	V
Ambient Operating Temperature	TA	-40	+85	°C
Storage Temperature	Tstg	-40	+125	°C

^{* :} All voltages are referenced to GND = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Farameter		Min	Тур	Max	Onit
Supply Voltage*	Vcc	3.0	3.3	3.6	V
Input Voltage (high)*	Vıн	Vcc x 0.8	_	Vcc + 0.5	V
Input Voltage (low)*	VıL	-0.5	_	+0.8	V
Operating Temperature	TA	-40	_	+85	°C

^{*:} All voltages are referenced to GND = 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

WARNING:

■ ELECTRICAL CHARACTERISTICS

1. DC CHARACTERISTICS

(within recommended operating conditions)

	I	,	1	Value		ı í
Parameter	Symbol Condition			Unit		
i arameter	Symbol	Condition	Min	Тур	Max	Oiiit
Input Leakage Current	lu	V _{IN} = 0 V to V _{CC}	_		10	μΑ
Output Leakage Current	 LO	$V_{OUT} = 0 \text{ V to } V_{CC},$ $\overline{CE}1 = V_{IH} \text{ or } \overline{OE} = V_{IH}$	_	_	10	μΑ
Supply Current	Icc	$\overline{\text{CE}}$ 1 = 0.2 V, CE2 = Vcc - 0.2 V, lout = 0 mA*1	_	10	15	mA
Standby Current	Іѕв	$\label{eq:center_constraint} \begin{split} \overline{CE} 1 & \geq V_{CC} - 0.2 \text{ V} \\ CE2 & \leq 0.2 \text{ V}^{*2} \\ \overline{OE} & \geq V_{CC} - 0.2 \text{ V}, \overline{WE} \geq V_{CC} - 0.2 \text{ V}^{*2} \end{split}$	_	10	50	μΑ
Output Voltage (high)	Vон	$I_{OH} = -2.0 \text{ mA}$	Vcc x 0.8			V
Output Voltage (low)	Vol	IoL = 2.0 mA	_	_	0.4	V

^{*1 :} During the measurement of Icc, the Address, Data In were taken to only change once per active cycle. lout: output current

^{*2 :} All pins other than setting pins should be input at the CMOS level voltages such as $H \ge Vcc - 0.2 \text{ V}, L \le 0.2 \text{ V}.$

2. AC CHARACTERISTICS

• AC TEST CONDITIONS

Supply Voltage : 3.0 V to 3.6 VOperating Temperature $: -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C}$ Input Voltage Amplitude : 0.3 V to 2.7 V

Input Rising Time : 5 ns Input Falling Time : 5 ns

Input Evaluation Level : 2.0 V / 0.8 V
Output Evaluation Level : 2.0 V / 0.8 V
Output Impedance : 50 pF

(1) Read Operation

(within recommended operating conditions)

Parameter	Symbol	Va	lue	Unit
Faranietei	Syllibol	Min	Max	Offic
Read Cycle Time	t RC	150	_	ns
CE1 Active Time	t _{CA1}	120	_	ns
CE2 Active Time	t _{CA2}	120	_	ns
OE Active Time	t RP	120	_	ns
Pre-charge Time	t PC	20	_	ns
Address Setup Time	t AS	5	_	ns
Address Hold Time	t AH	50	_	ns
OE Setup Time	t ES	5	_	ns
Output Hold Time	tон	0	_	ns
Output Set Time	tız	30	_	ns
CE1 Access Time	t _{CE1}	_	100	ns
CE2 Access Time	t _{CE2}	_	100	ns
OE Access Time	toe	_	100	ns
Output Floating Time	tонz	_	20	ns

(2) Write Operation

(within recommended operating conditions)

Parameter	Symbol	Val	lue	Unit
Farameter	Symbol	Min	Max	Onit
Write Cycle Time	t wc	150	_	ns
CE1 Active Time	t _{CA1}	120	_	ns
CE2 Active Time	t _{CA2}	120	_	ns
Pre-charge Time	t PC	20	_	ns
Address Setup Time	t AS	5		ns
Address Hold Time	t AH	50		ns
Write Pulse Width	t wp	120		ns
Data Setup Time	tos	0		ns
Data Hold Time	t DH	50	_	ns
Write Setup Time	t ws	5	_	ns


3. Pin Capacitance

8


Parameter	Symbol	Condition		Value		Unit
Parameter	Symbol	Condition	Min	Тур	Max	Onit
Input Capacitance	Cin	VIN = VOUT = GND	_	_	10	pF
Output Capacitance	Соит	f = 1 MHz, T _A = +25 °C	_	_	10	pF

■ TIMING DIAGRAMS


1. Read Cycle Timing (CE1, CE2 Control)




2. Read Cycle Timing (OE Control)




3. Write Cycle Timing (CE1, CE2 Control)



4. Write Cycle Timing (WE Control)



■ POWER ON/OFF SEQUENCE



*: CE1 (Max) < Vcc + 0.5 V

Notes: • Use either of CE1 or CE2, or both for disenable control of the device.

- Because turning the power-on from an intermediate level cause malfunction, when the power is turned on, Vcc is required to be started from 0 V.
- If the device does not operate within the specified conditions of read cycle, write cycle, power on/off sequence, memory data can not be guaranteed.

(within recommended operating conditions)

Parameter	Sym-		Unit		
Farameter	bol	Min	Тур	Max	Ullit
CE1 level hold time for Power OFF	t pd	85	_	_	ns
CE1 level hold time for Power ON	t pu	85	_	_	ns
Power supply rising time	tr	0.05		200	ms


■ NOTES ON USE


After the IR reflow completed, it is not guaranteed to save the data written prior to the IR reflow.

■ ORDERING INFOMATION


Part number	Package
MB85R2001PFTN-GE1	48-pin plastic TSOP(1) (FPT-48P-M25)


■ PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/







FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3329 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong

Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department