NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY


DESCRIPTION

The Fujitsu MB8264 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8264 to be housed in a standard 16-pln DIP. Pln-outs conform to the JEDEC approved pin out.

The MB8264 is fabricated using silicongate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is ±10%. All inputs/outputs are TTL compatible.




CERDIP PACKAGE DIP-16C-C04

FEATURES


- 65,536 x 1 RAM, 16-pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time: 150ns Max (MB8264-15) 200ns Max (MB8264-20)
- Cycle time: 270ns Min (MB8264-15) 330ns Min (MB8264-20)
- Low power:
 22 mW Max Standby
 275 mW Max Active (MB8264-15)
 248 mW Max Active (MB8264-20)
- ±10% tolerance on +5V Supply
- On-chip substrate blas generator
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write, RASonly refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Hidden Refresh Capability
- Pin compatible with HM4884, MK4164, TMS4164, MCM6665, # PD4164 and IMS2600

PIN ASSIGNMENT



MB8264 BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit	
Voltage on any Pin Relative to V _{SS}	age on any Pin Relative to V _{SS} V _{IN} , V _{OUT}		٧	
Voltage on V _{CC} Supply relative to V _{SS}	Vcc	-1 to +7.0	V	
Operating Temperature	T _{OP}	0 to +70	°C	
Storage Temperature	T _{STG}	-55 to +150	°C	
Power Dissipation	PD	1.0	w	
Short Circuit Output Current	los	50	mA	

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

			Value					
Parameter	Symbol	Min	Тур	Max	Unit	Temperature		
Supply Voltage	Vcc	4.5	5.0	5.5	٧			
	VSS	0	0	0	٧	0.00 +0 1.70.00		
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C		
Input Low Voltage, all inputs	VIL	-1.0	_	0.8	٧	1		

CAPACITANCE (TA = 25 °C)

	- ""	L.			
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D _{IN}	C _{IN1}			5	pF
Input Capacitance RAS, CAS, WE	C _{IN2}	_	_	8	pF
Output Capacitance D _{OUT}	C _{OUT}	_	_	7	pF

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units	
OPERATING CURRENT* MB8264-20			I	45	mA
Average power supply current (\overline{RAS} , \overline{CAS} cycling; $t_{RC} = min$)	MB8264-15	ICC1	_	50	mА
STANDBY CURRENT					
Power supply current (RAS = CAS = V _{IH})		ICC2	l <u></u> .J	4	mΑ
REFRESH CURRENT*	MB8264-20	Іссз		36	mA.
Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min)	Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min) MB8264-15				mA
PAGE MODE CURRENT *]				
Average power supply current (RAS = V _{IL} , CAS cycling, tpc = min)		ICC4	l —	34	mA
INPUT LEAKAGE CURRENT			I		
Input leakage current, any input (0V \leq V _{IN} \leq 5.5V)		lı∟	~10	10	μA
Input pins not under test = 0V, $V_{CC} = 5.5V$, $V_{SS} = 0V$					
OUTPUT LEAKAGE CURRENT		I	Γ -		
(Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)		loL	-10	10	μΑ.
OUTPUT LEVEL			Γ -		
Output low voltage (I _{OL} = 4.2mA)		VOL	-	0.4	٧
OUTPUT LEVEL					
Output high voltage (I _{OH} = -5mA)		Voн	2.4		٧

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

DYNAMIC CHARACTERISTICS Notes [1,2,3] (Recommended operating conditions unless otherwise noted.)

			N	B8264	-20	MB8264-15			
Parameter	Notes	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Time between Refresh		taer	-		2	_		2	ms
Random Read/Write Cycle Time		tRC	330	_	_	270	_	_	ns
Read-Write Cycle Time	· ·	tewc	375	_	_	300	_	-	ns
Page Mode Cycle Time		t _{PC}	225		_	170			ns
Access Time from RAS	4 6	†RAC	_	_	200	ļ	_	150	ns
Access Time from CAS	56	tCAC	-	_	135		-	100	ns
Output Buffer Turn Off Delay		toff	0	_	50	0	_	40	ns
Transition Time	·	t⊤	3	_	50	3	_	35	ns
RAS Precharge Time		t _{RP}	120	_		100	_		ns
RAS Pulse Width		tRAS	200		10000	150	_	10000	ns
RAS Hold Time		tRSH	135	_	I —	100	_		ns
CAS Precharge Time (Page Mode Only)		t _{CP}	80	_	_	60	-		กร
CAS Precharge Time (All Cycles Except Page Mode	e)	tCPN	30	ı		25	1	_	ns
CAS Pulse Width		†CAS	135	_	10000	100	-	10000	ns
CAS Hold Time		tcsH	200	-	_	150	ı	_	ns
RAS to CAS Delay Time	78	t _{RCD}	30		65	2 5		50	nş
CAS to RAS Precharge Time		tCRP	0	1		0	-		ns
Row Address Set Up Time		tasr	0		-	0	_	-	ns
Row Address Hold Time		†RAH	20	_		15			ns
Column Address Set Up Time		tASC	0	_	_	0	_	<u> </u>	ns
Column Address Hold Time		†CAH	55	-		45	_	_	ns
Column Address Hold Time Referenced to RAS		tar	120		-	96	-		ns
Read Command Set Up Time		t _{RCS}	0	-		G	_		ns
Read Command Hold Time	10	tRCH	0			0		_	ns
Write Command Set Up Time	9	twcs	-10	-		-10	_	-	กร
Write Command Hold Time		twcH	55	_		45		<u> </u>	ns
Write Command Hold Time Reference to RAS		twcn	120			95	_	!	ns
Write Command Pulse Width		twp	55		_	45	_		ns
Write Command to RAS Lead Time		tRWL	80	_	_	60	_		ns
Write Command to CAS Lead Time		tcwL	8	1		60	1		ns
Data In Set Up Time		tos	0	_	-	0			ns
Data In Hold Time		tрн	55			45	_	_	ns
Data In Hold Time Referenced to RAS		t _{DHR}	120	_		95	_		ns
CAS to WE Delay	9	tcwp	95	_	_	70	_	_	ns
RAS to WE Delay	9	t _{RWD}	160	ı	_	120	_	_	ns
Read Command Hold Time Referenced to RAS	10	t _{RRH}	25	_	_	20	_		пş

Notes:

- 2. Dynamic measurements assume $t_T = 5ns$.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH}(min) and V_{IL} (max).
- Assumes that t_{RCD} ≤ t_{RCD}(max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Measured with a load equivalent to 2 TTL loads and 100 pF.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a

reference point only; if t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.


- 8. $t_{RCD}(min) = t_{RAH}(min) + 2t_T(t_T = 5ns) + t_{ASC}(min)$.
- 9. t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.


If $t_{CWD} \ge t_{CWD}(min)$ and $t_{RWD} \ge t_{RWD}(min)$, the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.

10. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


TIMING DIAGRAMS

READ CYCLE







WRITE CYCLE (EARLY WRITE)



READ-WRITE/READ-MODIFY-WRITE CYCLE




PAGE-MODE READ CYCLE




Don't Care Valid Data

PAGE-MODE WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE

NOTE: CAS = VIH, WE = Don't care



Don't Care

HIDDEN "RAS-ONLY" REFRESH CYCLE



Don't Care

DESCRIPTION

Address Inputs

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8264. Eight row-address bits are established on the input pins (A₀ through A₇) and latched with the Row Address Strobe (RAS). Then eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MB8264 during a write or readwrite cycle. The last falling-edge of \overline{WE} or \overline{CAS} is a strobe for the Data In $(D_{|N})$ register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , $D_{|N}$ is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus $D_{|N}$ is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance

state until $\overline{\text{CAS}}$ is brought low. In a read cycle, or a readwrite cycle, the output is valid after t_{RAC} from transition of $\overline{\text{RAS}}$ when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of $\overline{\text{CAS}}$ when the transition occurs after t_{RCD} (max). Data remains valid until $\overline{\text{CAS}}$ is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page-Mode

Page-mode operation permits strobing the row-address into the MB8264 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A_7 . \overline{RAS} -only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} -will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

Hidden Refrash


RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding CAS as V_(L) from a previous memory read cycle.


CURRENT WAVEFORM (VGC = 5.5V, TA = 25 °C)



TYPICAL CHARACTERISTICS CURVES



TYPICAL CHARACTERISTICS CURVES (Continued)



TYPICAL CHARACTERISTICS CURVES (Continued)

