FUJITSU SEMICONDUCTOR DATA SHEET

DS05-10193-2E

MEMORY CMOS $1 \text{ M} \times 16 \text{ BITS}$ **HYPER PAGE MODE DYNAMIC RAM**

MB81V18165A-60/60L/-70/70L

CMOS 1,048,576 × 16 BITS Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V18165A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V18165A features a "hyper page" mode of operation whereby high-speed random access of up to 1,024 × 16 bits of data within the same row can be selected. The MB81V18165A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V18165A is very small, the device can be used as a nonvolatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V18165A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V18165A are not critical and all inputs are LVTTL compatible.

■ PRODUCT LINE & FEATURES

	Paramete	\r		MB81V	18165A		
	raiaiiiett	,,	-60	-60L	-70	-70L	
RAS Access T	ïme		60 ns	max.	70 ns max.		
Random Cycle	Time		104 n	s min.	124 n	s min.	
Address Acces	ss Time		30 ns	max.	35 ns max.		
CAS Access T	ïme		15 ns	max.	17 ns max.		
Hyper Page M	ode Cycle Ti	me	25 ns	s min.	30 ns	min.	
L avy Davier	Operating C	urrent	648 m\	W max.	612 mW max.		
Low Power Dissipation	Standby Current	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.	
Biooipation		CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.	

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- · All input and output are LVTTL compatible
- 1,024 refresh cycles every 16.4 ms
- · Self refresh function

- Standard and low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- · Hyper page Mode, Read-Modify-Write capability
- · On chip substrate bias generator for high performance

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions as let 4U.com taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PACKAGE


et4U.com



Package and Ordering Information

- 42-pin plastic (400 mil) SOJ, order as MB81V16165A-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V16165A-xxPFTN and MB81V16165A-xxLPFTN (Low Power)

DataSh



■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Max.	Unit	
Input Capacitance, Ao to Ao	C _{IN1}	5	pF	
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	5	pF	
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF www.Datas	heet4U.com


DataSheet41

et4U.com

3

DataShe

■ PIN ASSIGNMENTS AND DESCRIPTIONS



DataShe

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Cupply Voltage	*1	V cc	3.0	3.3	3.6	V	
Supply Voltage	1	Vss	0	0	0	V	0°C to .70°C
Input High Voltage, all inputs	*1	VIH	2.0	_	Vcc + 0.3	V	0°C to +70°C
Input Low Voltage, all inputs*	*1	VIL	-0.3		0.8	V	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only ten address bits (A_0 to A_9) are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 1. First, ten row address bits are input on pins A_0 -through- A_9 and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

DataSh

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS}/\overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of $\overline{DQ_1}$ to $\overline{DQ_2}$ is strobed by \overline{LCAS} and $\overline{DQ_2}$ to $\overline{DQ_3}$ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS}/\overline{UCAS}$. In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS}/\overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac: from the falling edge of RAS when tred (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD (max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, toac, or taa.

toez: from \overline{OE} inactive.

toff: from CAS inactive while RAS inactive.
toff: from RAS inactive while CAS inactive.
twez: from WE active while CAS inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

ataSheet4U.com www.DataSheet4U.com

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 1,024 × 16-bits can be accessed and, when multiple MB81V18165As are used, CAS is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

DataSheet4U.com

www.DataSheet4U.com

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

							Value		
Parameter		Notes	Symbol	Conditions	Min.	Тур.	М	ax.	Unit
					IVIIII.	тур.	Std power	Low power	
Output high voltage		*1	Vон	lон = −2.0 mA	2.4	_	_	_	V
Output low voltage		*1	V ol	loL = +2.0 mA	_	_	0.4	0.4	\ \ \
Input leakage current	t (a	ny input)	lı(L)	$\begin{array}{l} 0 \; V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \; V \leq V_{\text{CC}} \leq 3.6 \; V; \\ V_{\text{SS}} = 0 \; V; \; \text{All other pins} \\ \text{not under test} = 0 \; V \end{array}$	-10	_	10	10	μΑ
Output leakage curre	Dutput leakage current			0 V ≤ Vouт ≤ Vcc; Data out disabled	-10	_	10	10	
Operating current	*2	MB81V18165A -60/60L	_	RAS & LCAS, UCAS cycling;			180	180	^
(Average power *supply current)	_	MB81V18165A -70/70L	Icc ₁	tac = min			170	170	mA
Standby current (Power supply		LVTTL Level	Icc2	RAS = LCAS = UCAS = V _{IH}			1.0	1.0	mA
current)		CMOS Level	1002	$\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge V_{CC} - 0.2 \text{ V}$			0.5	150	μΑ
Refresh current #1	*2	MB81V18165A -60/60L	1	ECAS = UCAS = VIH, RAS cycling; trac = min			180	180	m A
(Average power *supply current)	2	MB81V18165A -70/70L	Icc3			_	170	170	mA
Hyper page mode ,	٠,2	MB81V18165A -60/60L	l	RAS = V _L , LCAS = UCAS cycling;			110	110	mA
current	2	MB81V18165A -70/70L	Icc4	thec = min	_	_	100	100	mA
Refresh current #2 (Average power *	*2	MB81V18165A -60/60L	Icc5	RAS cycling; CAS-before-RAS;			170	170	mA
supply current)	۷	MB81V18165A -70/70L	1005	tac = min			160	160	
Pottony hook up	•	MB81V18165A -60 MB81V18165A		RAS cycling; CAS-before-RAS; t _{RC} = 16 μs t _{RAS} = min to 300 ns	_	_	2000	_	μΑ
Battery back up current , (Average power	*2	-70 MB81V18165A	Icc6	$V_{\text{H}} \ge V_{\text{CC}} - 0.2 \text{ V}, V_{\text{L}} \le 0.2 \text{ V}$ RAS cycling;					
supply current)		-60L MB81V18165A -70L		$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$; $t_{\text{RC}} = 128 \ \mu \text{s}$ $t_{\text{RAS}} = \min \text{ to } 300 \ \text{ns}$ $V_{\text{IH}} \ge V_{\text{CC}} - 0.2 \ \text{V}, \ V_{\text{IL}} \le 0.2 \ \text{V}$			_	300	μА
Refresh current #3		MB81V18165A -60/60L		RAS = VIL, CAS = VIL			1000	050	
(Average power supply current)	•	MB81V18165A -70/70L	Icc ₉	Self refresh;			1000	250	μΑ

DataShe

DataSheet4U.com www.DataSheet4U.com

et4U.com

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

NI-	Davianastav	Nata -	Courselp al	MB81V181	65A-60/60L	MB81V181	65A-70/70L	I I an i A
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Dehvison Defuseb	Standard		_	16.4	_	16.4	100.0
1	Time Between Refresh	Low power	t ref	_	128	_	128	ms
2	Random Read/Write Cycle Time)	t RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		trwc	138	_	162	_	ns
4	Access Time from RAS	*6,9	trac	_	60	_	70	ns
5	Access Time from CAS	*7,9	tcac	_	15	_	17	ns
6	Column Address Access Time	*8,9	taa	_	30	_	35	ns
7	Output Hold Time		t он	3	_	3	_	ns
8	Output Hold Time from CAS		t онс	5	_	5	_	ns
9	Output Buffer Turn On Delay Tin	ne	t on	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*10	t off	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez		15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40	_	50	_	ns
15	RAS Pulse Width		tras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	15	_	17	_	ns
17	CAS to RAS Precharge Time	*21	tcrp	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	t RCD	14	45	14	53	ns
19	CAS Pulse Width		tcas	10	_	13	_	ns
20	CAS Hold Time		tсsн	40	_	50	_	ns
21	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	_	ns
22	Row Address Set Up Time		t asr	0	_	0	_	ns
23	Row Address Hold Time		trah	10	_	10	_	ns
24	Column Address Set Up Time		t asc	0	_	0	_	ns
25	Column Address Hold Time		t cah	10	_	10	_	ns
26	Column Address Hold Time fron	n RAS	t ar	24	_	24	_	ns
27	RAS to Column Address Delay Time	*13	trad	12	30	12	35	ns
28	Column Address to RAS Lead T	ïme	t ral	30	_	35	_	ns
29	Column Address to CAS Lead T	ime	t cal	23	_	28	_	ns
30	Read Command Set Up Time		trcs	0	_	0	_	ns

(Continued)

www.DataSheet4U.com

DataShe

DataSheet4U.com

et4U.com

No	Doromotor Notoo	6.4	mbal	MB81V18	165A-60/60L	MB81V181	65A-70/70L	Unit
No.	Parameter Notes	Эуі	mbol	Min.	Max.	Min.	Max.	Unit
31	Read Command Hold Time **Referenced to RAS*	14 t	RRH	0	_	0	_	ns
32	Read Command Hold Time * Referenced to CAS	14 t	RCH	0	_	0	_	ns
33	Write Command Set Up Time *15,	20 t	wcs	0	_	0	_	ns
34	Write Command Hold Time	t	N CH	10	_	10	_	ns
35	Write Hold Time from RAS	t	W CR	24	_	24	_	ns
36	WE Pulse Width	t	WP	10	_	10	_	ns
37	Write Command to RAS Lead Time	tı	RWL	15	_	17	_	ns
38	Write Command to CAS Lead Time	to	CWL	10	_	13	_	ns
39	DIN Set Up Time	1	tos	0	<u> </u>	0	_	ns
40	DIN Hold Time	1	tон	10	_	10	_	ns
41	Data Hold Time from RAS	t	DHR	24	_	24	_	ns
42	RAS to WE Delay Time *:	20 t	RWD	77	<u> </u>	89	_	ns
43	CAS to WE Delay Time *:	20 to	CWD	32	T —	36	_	ns
44	l lime	-	AWD	47	_	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		RPC	5	_	5	_	ns
46	CAS Set Up Time for CAS-before-RAS Refresh	t	CSR	0	_	0	_	ns
47	CAS Hold Time for CAS-before-RAS Refresh	to	CHR	10	_	12	_	ns
48	Access Time from OE	*9 t	OEA	_	15	_	17	ns
49	Output Buffer Turn Off Delay * from OE	10 t	OEZ	_	15	_	17	ns
50	OE to RAS Lead Time for Valid Data	t	OEL	10	<u> </u>	10	_	ns
51	OE to CAS Lead Time	t	COL	5	<u> </u>	5	_	ns
52	OE Hold Time Referenced to *	16 to	OEH	5	_	5	_	ns
53	OE to Data In Delay Time	te	OED	15	_	17	_	ns
54	RAS to Data In Delay Time	t	RDD	15	T —	17	_	ns
55	CAS to Data In Delay Time	to	CDD	15	T —	17	_	ns
56	DIN to CAS Delay Time *	17 t	DZC	0	_	0	_	ns
57	DIN to OE Delay Time *	17 t	DZO	0	—	0	_	ns
58	OE Precharge Time	t	OEP	8	<u> </u>	8	_	ns
59	OE Hold Time Referenced to CAS	to	DECH	10	_	10	_	ns
60	WE Precharge Time	t	W PZ	8		8		ns

et4U.com

DataShe

(Continued) www.DataSheet4U.com

DataSheet4U.com

(Continued)

No.	Parameter Notes	Symbol	MB81V181	65A-60/60L	MB81V181	65A-70/70L	Unit
INO.	ratameter notes	Syllibol	Min.	Max.	Min.	Max.	Oilit
61	WE to Data In Delay Time	twed	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse Width	trasp		100000		100000	ns
63	Hyper Page Mode Read/Write Cycle Time	thpc	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	thprwc	69	_	79	_	ns
65	Access Time from CAS Precharge *9,18	tcpa	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time	t cp	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	t rhcp	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time *20	tcpwd	52	_	59	_	ns

et4U.com DataShed

DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com

Notes: *1. Referenced to Vss.

*2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

lcc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3$ V. lcc1, lcc3, lcc4 and lcc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$.


lcc2 is specified during $\overline{RAS} = V H$ and V L > -0.3 V.

locs is measured on condition that all address signals are fixed steady state.

- *3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min) and V_{LL} (max) for measuring timing of input signals. Also, the transition time (t_{T}) is measured between V_{IH} (min) and V_{LL} (max). The output reference levels are $V_{\text{OH}} = 2.0 \text{ V}$ and $V_{\text{OL}} = 0.8 \text{ V}$.
- *6. Assumes that trcd ≤ trcd (max), trad ≤ trad (max). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown. Refer to Fig.2 and 3.
- *7. If $trcd \ge trcd (max)$, $trad \ge trad (max)$, and $tasc \ge taa tcac t\tau$, access time is tcac.
- *8. If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} t_{CAC} t_{T}$, access time is t_{AA} .
- *9. Measured with a load equivalent to one TTL load and 100 pF.
- *10. tope, tope, twez and toez are specified that output buffer change to high impedance state.
- 11. Operation within the tred (max) limit ensures that trad (max) can be met. tred (max) is specified as a reference point only; if tred is greater than the specified tred (max) limit, access time is controlled exclusively by trad or trad.
- *12. trcd (min) = trah (min) + 2tr + tasc (min) Sheet4U.com
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either trrh or trch must be satisfied for a read cycle.
- *15. twos is specified as a reference point only. If twos ≥ twos (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twos < twos (min).
- *17. Either tozo or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwd, trwd and tcpwd are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state throughout the entire cycle. If tcwd ≥ tcwd (min), trwd ≥ trwd (min), tcwd ≥ trwd (min) and tcpwd ≥ tcpwd (min) the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwd, tcwd, and trad specifications.
- *21. The last CAS rising edge.
- *22. The first CAS falling edge.

DataShe

Data Chicat To. Com



et4U.com

DataShe

■ FUNCTIONAL TRUTH TABLE


DataSheet4U.com

		Clock Input					ss Input	li	nput/Out	put Da	ta		
Operation Mode	RAS	AS LCAS	UCAS	WE	ŌĒ	Row	Column	DQ₁ to DQ8		DQ9 to DQ16		Refresh	Note
	nas	LUAS	UCAS	AA C	OE	now	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_		High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	x	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z		High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	_	_	_	High-Z	_	High-Z	Yes	tcsn ≥ tcsn (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L		_		Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

X: "H" or "L"

DataSheet4U.com


^{*:} It is impossible in Hyper Page Mode.



If $\overline{\text{OE}}$ is brought Low after trac, tcac, or taa (whichever occurs later), access time = toea.


However, if either $\overline{\text{LCAS}}/\overline{\text{UCAS}}$ or $\overline{\text{OE}}$ goes High, the output returns to a high-impedance state after toh is satisfied.

DataSheet4U



DataShe


DataSheet4U




DataShe

DataSheet4U

et4U.com



DataShe




et4U.com

www.DataSheet4U.com

DataShe

17


DataSheet4U



DataShe

DataSheet4L


et4U.com



DataShe

DataSheet4U

et4U.com




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.

"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H" \rightarrow "L" or "L" \rightarrow "H" transition (Address and DQ)

DESCRIPTION

The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of $\overline{\text{WE}}$ and $\overline{\text{OE}}$ are reversed. Data appearing on the DQ₁ to DQ₈ is latched on the falling edge of $\overline{\text{LCAS}}$ and one appearing on the DQ₉ to DQ₁₆ is latched on the falling edge of $\overline{\text{UCAS}}$ and the data is written into the memory. During the hyper page mode early write cycle, including the delayed ($\overline{\text{OE}}$) write and read-modify-write cycles, tow. must be satisfied.

DataSheet4U.com www.DataSheet4U.com



DESCRIPTION


The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of $\overline{\text{WE}}$ and $\overline{\text{OE}}$. Input data on the DQ pins are latched on the falling edge of $\overline{\text{WE}}$ and written into memory. In the hyper page mode delayed write cycle, $\overline{\text{OE}}$ must be changed from Low to High before $\overline{\text{WE}}$ goes Low (toEp + tT + tDs).

DataSheet4U.com www.DataSheet4U.com

DataShe

21


et4U.com



DataShe

DataSheet4U


et4U.com



DataShe

DataSheet4U


et4U.com



et4U.com

addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and ICAS and ICAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.




counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented

in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.


DataSheet4l

www.DataSheet4U.com



DataShe

DataSheet4U



A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the function of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits Ao through Ao are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₇ are defined by latching levels on A₀-A₇ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V181	65A-60/60L	MB81V181	Unit	
110.	Farameter	Syllibol	Min.	Max.	Min.	Max.	Oiii
69	Access Time from CAS	t FCAC	_	50	_	55	ns
70	Column Address Hold Time	t FCAH	35	_	35	_	ns
71	CAS to WE Delay Time	trcwd	70	_	77	_	ns
72	CAS Pulse Width	t FCAS	90	_	99	_	ns
73	RAS Hold Time	trrsh	90		99		ns

Note: Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.

DataSheet4U

www.DataSheet4U.com



(At recommended operating conditions unless otherwise noted.)

No.	Dave weeks in	Cumbal	MB81V181	65A-60/60L	MB81V181	Unit	
	Parameter	Symbol	Min.	Max.	Min.	Max.	Oilit
74	RAS Pulse Width	trass	100	_	100	_	μs
75	RAS Precharge Time	tres	104	_	124	_	ns
76	CAS Hold Time	tchs	-50	_	– 50	_	ns

Note: Assumes Self Refresh cycle only.

DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of trass (more than 100 μs), the device can enter the Self Refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS = L" and "CAS = L".


Exit from Self Refresh cycle is performed by toggling RAS and CAS to "H" with specified tons min. In this time, RAS must be kept "H" with specified taps min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation;

For Self Refresh operation, the notice below must be considered.


- 1) In the case that distributed CBR refresh are operated between read/write cycles Self Refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within ther max.
- 2) In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 1,024 times of burst CBR refresh or 1,024 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.



* read/write operation can be performed non refresh time within two the Data Sheet 4U.com

DataSheet4L

■ PACKAGE DIMENSIONS




DataShe

et4U.com

www.DataSheet4U.com DataSheet4U.com

■ PACKAGE DIMENSIONS



et4U.com

DataSheet4U.com www.DataSheet4U.com