

MOS Memories

FUJITSU

■ MB81257-12-W, MB81257-15-W

NMOS 262,144-Bit Dynamic
Random Access Memory
With Nibble Mode

Description

The Fujitsu MB81257-W is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.


The MB81257-W features "nibble mode" which allows high speed serial access of up to four bits of data. Additionally, the MB81257-W offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability that is an upward compatible version of the MB8266A. Multiplexed row and column address inputs permit the MB81257-W to be housed in a Jedec standard 16-pin dual in-line package and 18-pad LCC.

The MB81257-W is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including dynamic sense amplifiers.

Clock timing requirements are noncritical, and the power supply tolerance is very wide. All inputs are TTL compatible.


Features

- Wide temperature range:
 $T_C = -55^{\circ}\text{C}$ to 110°C
- 262,144 x 1-bit organization
- Row Access Time/Cycle Time:
MB81257-12-W
120 ns max./250 ns min.
MB81257-15-W
150 ns max./280 ns min.
- Low Power Dissipation:
347 mW max. ($t_{RC} = 280$ ns)
33 mW (Standby)
- Nibble cycle time:
MB81257-12-W 65 ns max.
MB81257-15-W 80 ns max.
- +5V supply voltage,
 $\pm 10\%$ tolerance
- All inputs TTL compatible,
low capacitive load
- Three-state TTL compatible
output
- Common I/O capability
using "Early Write" operation
- On-chip substrate bias
generator
- Nibble mode capability for
faster access
- Fast Read-Write Cycle,
 $t_{RWC} = t_{RC}$
 $t_{AR}, t_{WCR}, t_{DHR}, t_{RWD}$
eliminated
- CAS-before-RAS on chip
refresh
- Hidden CAS-before-RAS
on-chip refresh
- RAS-only refresh
- Refresh 2 ms/256 cycle
refresh
- Output unlatched at cycle
end allows two dimensional
chip select
- On-chip Address and
Data-In latches
- Industry standard 16-pin
package



MB81257-15-W

MB81257 Block Diagram and Pin Assignments



Note: The following IEEE Std. 662-1980 symbols are used in this data sheet: D = Data In, $\bar{W}$ = Write Enable, Q = Data Out.

Absolute Maximum Ratings
(See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_{IN}, V_{OUT}, V_{CC}	-1.0 to 7.0	V
Operating temperature (case)	T_{OP}	-55 to 110	°C
Storage temperature	T_{STG}	-55 to +150	°C
Power dissipation	P_D	1.0	W
Short circuit output current	I_{OS}	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage high than maximum rated voltages to this high impedance circuit.

FUJITSU

MB81257-12-W
MB81257-15-W

Description

Simplified Timing Requirement

The MB81257 has improved circuitry that eases timing requirements for high speed access operations. The MB81257 can operate under the condition of $t_{RCD}(\text{max.}) = t_{CAC}$, thus providing optimal timing for address multiplexing. In addition, the MB81257 has minimal hold times for Addresses (t_{CAH}), Write-Enable (t_{WEH}) and Data-in (t_{DH}). The MB81257 provides higher throughput in interleaved memory system applications. Fujitsu has made the timing requirements that are referenced to RAS non-restrictive and deleted them from the data sheet. These include t_{AR} , t_{WCR} , t_{DHR} and t_{WD} . As a result, the hold times of the Column Address, D and W as well as t_{CWD} (CAS to W Delay) are not restricted by t_{RCD} .

Fast Read-Write Cycle

The MB81257 has a fast read-modify-write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of W when CAS goes "low". When W is "low" during a CAS transition to "low", the MB81257 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. When W goes "low", after t_{CWD} following a CAS transition to "low", the MB81257 goes into the delayed write mode. The output then contains the data from the cell selected and the data from D is written into the cell selected. Therefore, a very fast read-write cycle ($t_{RWC} = t_{RC}$) is possible with the MB81257.

Address Inputs

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB81257. Nine row address bits are established on the input pins (A_0 through A_8) and are latched with the Row Address Strobe (RAS). Nine column address bits are established on the input pins and latched with the Column Address Strobe (CAS). All Input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold/Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

Write Enable

The read or write mode is selected with the W input. A logic "high" on W dictates read mode. A logic "low" dictates write mode. The data input is disabled when the read mode is selected.

Data Input

Data is written into the MB81257 during a write or read-write cycle. The last falling edge of W or CAS is a strobe for the Data-in (D) register. In a write cycle, if W is brought "low" (write mode) before CAS, D is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, W will be delayed until CAS has made its negative transition. Thus D is strobed by W, and set-up and hold times are referenced to W.

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until CAS is brought "low". In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of RAS when $t_{RCD}(\text{max.})$ is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after $t_{RCD}(\text{max.})$. Data remains valid until CAS is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

Nibble Mode

Nibble mode allows high speed serial read, write or read-modify-write access of 2-, 3- or 4-bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2-bits of addresses (CA_8 , RA_8) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling CAS "high" then "low" while RAS remains "low". Toggling CAS causes RA_8 and CA_8 to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See table 1 below).

If more than 4-bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

Nibble Mode Address Sequence Example

SEQUENCE	NIBBLE BIT	RA_8	ROW ADDRESS	CA_8	COLUMN ADDRESS	COMMENTS
RAS/CAS (normal mode)	1	0	10101010	0	10101010	Input addresses
toggle CAS (nibble mode)	2	1	10101010	0	10101010	generated internally
toggle CAS (nibble mode)	3	0	10101010	1	10101010	
toggle CAS (nibble mode)	4	1	10101010	1	10101010	
toggle CAS (nibble mode)	1	0	10101010	0	10101010	sequence repeats

Description (Continued)

In nibble mode, the three-state control of the D_{OUT} pin is determined by the first normal access cycle.

The data output is controlled only by the W state referenced at the CAS negative transition of the normal cycle (first nibble bit). That is, when $t_{WCS} > t_{WCS}(\text{min.})$ is met, the data output will remain open circuit throughout the succeeding nibble cycle regardless of the W state. When $t_{CWD} > t_{CWD}(\text{min.})$ is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of the W state. The write operation is done during the period in which the W and CAS clocks are low. Therefore, the write operation can be performed bit by bit during each nibble operation regardless of the timing conditions of W (t_{WCS} and t_{CWD}) during the normal cycle (first nibble bit). (See table II and Figure 2 below).

RAS-Only Refresh

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses ($A_0 \sim A_7$) at least every 4 ms. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought "low". Strobing each of the 256 row-addresses ($A_0 \sim A_7$) with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

CAS-before-RAS Refresh

CAS-before-RAS refreshing available on the MB81257 offers an alternate refresh method. If CAS is held "low" for the specified period (t_{FCS}) before RAS goes to "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh

A hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS active time. For the MB81257, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh addresses as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-before-RAS refresh operation, if CAS goes to "high" and then goes to "low" again while RAS is held "low", the read and write operation are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

A Row Address

Bits A_0 through A_7 are defined by the refresh counter. The other bit A_8 is set "high" internally.

A Column Address

All the bits A_0 through A_8 are defined by latching levels on A_0 through A_8 at the second falling edge of CAS .

Suggested CAS-before-RAS Refresh Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for all the following operations:

- 1) Initialize the Internal refresh counter. For this operation, 8 cycles are required.
- 2) Write a test pattern of "low"s into memory cells at a single column address and 256 row address.
- 3) Using a read-modify-write cycle, read the "low" written at the last operation (Step 2) and write a new "high" in the same cycle. This cycle is repeated 256 times, and "high"s are written into the 256 memory cells.
- 4) Read the "high"s written at the last operation (Step 3).
- 5) Complement the test pattern and repeat steps 2, 3, and 4.

Functional Truth Table

RAS	CAS	W	IN	OUT	Read	Write	Refresh	Note
H	H	Don't Care	Don't Care	High-Z	No	No	No	Standby
L	L	H	Don't Care	Valid Data	Yes	No	Yes	Read
L	L	L	Valid Data	High-Z	No	Yes	Yes	Early Write $t_{WCS} \geq t_{WCS}(\text{min.})$
L	L	L	Valid Data	Valid Data	Yes	Yes	Yes	Delayed Write or Read-Write $t_{CWD} \geq t_{CWD}(\text{min.})$
L	H	Don't Care	Don't Care	High-Z	No	No	Yes	RAS-only Refresh
L	L	Don't Care	Don't Care	Valid Data	No	No	Yes	CAS-before-RAS Refresh. Valid data selected at previous Read or Read-Write cycle is held
H	L	Don't Care	Don't Care	High-Z	No	No	No	CAS disturb

MB81257-15-W

Recommended Operating Conditions

(Referenced to V_{SS})

Parameter	Symbol	Value			Unit	Operating Temperature (T_C)
		Min	Typ	Max		
Supply voltage	V_{CC}	4.5	5.0	5.5	V	-55°C to +110°C (case)
	V_{SS}	0	0	0	V	
Input high voltage all inputs	V_{IH}	2.4		6.5	V	
Input low voltage all inputs	V_{IL}	-2.0		0.8	V	

Capacitance

($T_A = 25^\circ\text{C}$)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Input capacitance A_0 to A_8 , D	C_{IN1}			7	pF
Input capacitance RAS, CAS and W	C_{IN2}			10	pF
Output capacitance Q	C_{OUT}			7	pF

DC Characteristics

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	MB81257-12-W		MB81257-15-W		Unit
		Min	Max	Min	Max	
Operating Current*1						
Average power supply current (RAS, CAS cycling; $t_{RC} = \text{min.}$)	I_{CC1}		72		63	mA
Standby Current						
Power supply current (RAS/CAS = V_{IH})	I_{CC2}		6.0		6.0	mA
Refresh Current 1*1						
Average power supply current (RAS cycling, CAS = V_{IH} ; $t_{RC} = \text{min.}$)	I_{CC3}		61		55	mA
Nibble Mode Current*1						
Average power supply current (RAS = V_{IL} , CAS cycling; $t_{NC} = \text{min.}$)	I_{CC4}		22		20	mA
Refresh Current 2*1						
Average power supply current (CAS before RAS, $t_{RC} = \text{min.}$)	I_{CC5}		66		61	mA
Input Leakage Current						
Any input, ($V_{IN} = 0\text{V to } 5.5\text{V}$, $V_{CC} = 5.5\text{V}$, $V_{SS} = 0\text{V}$, all other pins not under test = 0V)	I_{IL}	-10	10	-10	10	μA
Output Leakage Current						
(Data is disabled, $V_{OUT} = 0\text{V to } 5.5\text{V}$)	I_{OL}	-10	10	-10	10	μA
Output Level						
Output low voltage ($I_{OL} = 4.2\text{ mA}$)	V_{OL}		0.4		0.4	V
Output Level						
Output high voltage ($I_{OH} = -5.0\text{ mA}$)	V_{OH}	2.4		2.4		V

Note: *1 I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

MB81257-12-W
 MB81257-15-W

AC Characteristics
 (Recommended operating
 conditions unless otherwise
 noted.)

Parameter	Symbol	Alternate	Standard	MB81257-12-W		MB81257-15-W		Unit
				Min	Max	Min	Max	
Time between refresh	t_{REF}		TRVRV		2		2	ms
Random read/write cycle time	t_{RC}		TRELREL	250		280		ns
Read-write cycle time	t_{RWC}		TRELREL	250		280		ns
Access time from RAS ^{4,6}	t_{RAC}		TRELQV		120		150	ns
Access time from CAS ^{5,6}	t_{CAC}		TCELQV		60		75	ns
Output buffer turn off delay	t_{OFF}		TCEHQZ	0	25	0	30	ns
Transition time	t_T		TT	3	50	3	50	ns
RAS precharge time	t_{RP}		TREHREL	120		120		ns
RAS pulse width	t_{RAS}		TRELREH	120	100000	150	100000	ns
RAS hold time	t_{RSH}		TCELREH	60		75		ns
CAS pulse width	t_{CAS}		TCELCHEH	60	100000	75	100000	ns
CAS hold time	t_{CSH}		TRELCEH	120		150		ns
RAS to CAS delay time ^{4,7}	t_{RCD}		TRELCEL	22	60	25	75	ns
CAS to RAS set up time	t_{CRS}		TCEHREL	20		20		ns
Row address set up time	t_{ASR}		TAVREL	0		0		ns
Row address hold time	t_{RAH}		TRELAX	12		15		ns
Column address set up time	t_{ASC}		TAVCEL	0		0		ns
Column address hold time	t_{CAH}		TCELAX	20		25		ns
Read command set up time	t_{RCS}		TWHCEL	0		0		ns
Read command hold time referenced to CAS ¹⁰	t_{RCH}		TCEHWX	0		0		ns
Read command hold time referenced to RAS ¹⁰	t_{RRH}		TREHWX	20		20		ns
Write command set up time ⁸	t_{WCS}		TWLCEL	0		0		ns
Write command pulse width	t_{WP}		TWLWH	20		25		ns
Write command hold time	t_{WCH}		TCELWH	20		25		ns
Write command to RAS lead time	t_{RWL}		TWLREH	50		60		ns
Write command to CAS lead time	t_{CWL}		TWLCEH	30		40		ns

Notes: * These symbols are described in IEEE STD. 662-1980: IEEE Standard terminology for semiconductor memory.

*1 An initial pause of 200 μ s is required after power up, followed by any 8 RAS cycles, before proper device operation is achieved. If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.

*2 AC characteristics assume $t_T = 5$ ns.

*3 V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .

*4 t_{RCD} is specified as a reference point only. If $t_{RCD} \leq t_{RCD}(\max.)$ the specified maximum value of $t_{RAC}(\max.)$ can be met. If $t_{RCD} > t_{RCD}(\max.)$ then t_{RAC} is increased by the amount that t_{RCD} exceeds $t_{RCD}(\max.)$.

*5 Assumes that $t_{RCD} > t_{RCD}(\max.)$.

*6 Measured with a load equivalent to 2 TTL loads and 100 pF.

*7 $t_{RCD}(\min.) = t_{RAH}(\min.) + 2t_T + t_{ASC}(\min.)$.

*8 t_{WCS} and t_{CWD} are non restrictive operating parameters, and are included in the data sheet as electrical characteristics only. If $t_{WCS} > t_{WCS}(\min.)$, the cycle is an early write cycle, and the data out pin will remain open circuit (High Impedance) throughout the entire cycle. If $t_{CWD} > t_{CWD}(\min.)$, the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.

*10 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

FUJITSU

MB81257-12-W
MB81257-15-W

AC Characteristics

(Continued)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol		MB81257-12-W		MB81257-15-W		Unit
	Alternate	Standard	Min	Max	Min	Max	
Data in set up time	t_{DS}	TDVCEL	0		0		ns
Data in hold time	t_{DH}	TCELDX	20		25		ns
CAS to W delay ⁸	t_{CWD}	TCELWL	20		25		ns
Refresh set up time for CAS referenced to RAS	t_{FCS}	TCELREL	25		30		ns
Refresh hold time for CAS referenced to RAS	t_{FCH}	TRELCEX	25		30		ns
Nibble mode read-write cycle time	t_{NRWC}	TCEHCEH	65		80		ns
Nibble mode read/write cycle time	t_{NC}	TCEHCEH	65		80		ns
Nibble mode access time	t_{NCAG}	TCELQV		30		40	ns
Nibble mode CAS pulse width	t_{NCAS}	TCELCEH	30		40		ns
Nibble mode CAS precharge time	t_{NCP}	TCEHCEL	25		30		ns
Nibble mode read RAS hold time	t_{NRRSH}	TCELREH	30		40		ns
Nibble mode CAS hold time referenced to RAS	t_{RNH}	TREHCEL	20		20		ns
Nibble mode write RAS hold time	t_{NWRSH}	TCELREH	50		60		ns
RAS precharge to CAS active time	t_{RPC}	TREHCEL	20		20		ns
CAS precharge time for CAS before RAS refresh cycle	t_{CPR}	TCEHCEL	25		30		ns

Notes: * These symbols are described in IEEE STD. 662-1980: IEEE Standard terminology for semiconductor memory.


⁸ t_{WCS} and t_{CWD} are non restrictive operating parameters, and are included in the data sheet as electrical characteristics only. If $t_{WCS} > t_{WCS}(\text{min.})$, the cycle is an early write cycle, and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If $t_{CWD} > t_{CWD}(\text{min.})$, the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.

⁹ Test mode cycle only.

MB81257-12-W
 MB81257-18-W

Timing Diagrams


Read Cycle



MB81257-12-W
 MB81257-15-W

Timing Diagrams
 (Continued)

Write Cycle (Early Write)




⊗ DONT CARE

MB81257-12-W
MB81257-15-W

Timing Diagrams
(Continued)

Read-Write/Read-Modify-Write Cycle




MB81257-12-W
 MB81257-15-W

Timing Diagrams
 (Continued)


"RAS-Only" Refresh Cycle

Note: W, D = Don't Care, $V_0 = V_{IH}$ or V_{IL}



"CAS-Before-RAS" Refresh Cycle


Note: Address, W, D = Don't Care



MB81257-12-W
 MB81257-15-W

Timing Diagrams
 (Continued)

Hidden Refresh Cycle




MB81257-12-W
MB81257-15-W

Timing Diagrams
(Continued)


Nibble Mode

*1 THE CASE OF FIRST NIBBLE CYCLE IS EARLY WRITE



Nibble Mode

*2 THE CASE OF FIRST NIBBLE CYCLE IS DELAYED WRITE (READ-WRITE)


[illegible]

FUJITSU

MB81257-12-W
 MB81257-15-W

Timing Diagrams
 (Continued)

Nibble Mode Write Cycle




XX DON'T CARE

MB81257-12-W
 MB81257-15-W

Timing Diagrams
 (Continued)


Nibble Mode Read-Write Cycle




MB81257-12-W
MB81257-15-W

Package Dimensions
Dimension in inches
(millimeters)

**16-Lead Ceramic (Metal Seal) Dual In-Line Package
(Case No.: DIP-16C-A03)**



**16-Lead Seam Weld DIP Package
(Case No.: DIP-16C-A04)**




FUJITSU

MB81257-12-W
MB81257-15-W

Package Dimensions
(Continued)
Dimensions in Inches
(millimeters)

**18-Pad Ceramic Leadless Chip Carrier
LCC-18C-A06**



*SHAPE OF PIN 1 INDEX: SUBJECT TO CHANGE WITHOUT NOTICE