FUJITSU MICROELECTRONICS

NMOS 16,384-BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION


The Fujitsu MB8118 is a fully decoded dynamic NMOS random access memory organized as 16,384 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8118 to be housed in a standard 16-pin DIP. Pin outs conform to the JEDEC approved pin out. The MB8118 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs are TTL compatible; the output is threestate TTL.



CERAMIC PACKAGE DIP-16C-C03



PLASTIC PACKAGE DIP-16P-M01

FEATURES

- 16,384 × 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Address access time: 100 ns max (MB8118-10) 120 ns max (MB8118-12)
- Cycle time: 235 ns min (MB8118-10)
- 270 ns min (MB8118-12)

 Low power:


 182mW max (MB8118-10)

 160mW max (MB8118-12)
- 16.5mW max (Standby)

 +5V single power supply, ±10% tolerance
- On chip substrate bias generator

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- · Hidden refresh capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Pin compatible with Intel 2118
 and MCM4517

PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB8118
BLOCK DIAGRAM

CLOCK GEN

FUJITSU reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of FUJITSU LTD, or others.

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating Voltage on any pin relative to VSS Voltage on VCC pin relative to VSS		Symbol	Value	Unit V	
		V _{IN} , V _{OUT}	-1 to +7		
		Vcc	-1 to +7		
Storage temperature	Ceramic Plastic	T _{STG}	-55 to +150 -55 to +125		
Power dissipation		P _D	1.0	W	
Short circuit output current		_	50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter			Value			Operating				
	Symbol	Min	Тур	Max	Unit	Temperature				
Supply Voltage	Vcc	4.5	5.0	5.5	V					
	V _{SS}	0	0	0	V	0°C to +70°C				
Input High Voltage, all inputs	ViH	2.4	_	6.5	V					
Input Low Voltage, all inputs	V _{IL}	-1.0	_	0.8	V					

CAPACITANCE $(T_A = 25^{\circ}C)$

Parameter					
	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₆ , D _{IN}	C _{IN1}		_	5	рF
Input Capacitance RAS, CAS, WE	C _{IN2}	_	_	8	pF
Output Capacitance DOUT	Cour	_	_	7	pF

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

		MB8	MB8118-10		MB8118-12	
Parameter Note:	Symbol	Min	Max	Min	Max	Unit
OPERATING CURRENT						
Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min)		-	33	_	29	mA
STANDBY CURRENT						
Average Power Supply Current ($\overline{RAS} = \overline{CAS} = V_{IH}$, $D_{OUT} = $ High Impedance)	ICC2	_	3.0	_	3.0	mA
REFRESH CURRENT [
Average Power Supply Current (RAS cycling, CAS = VIH; tRC = Min)	ICC3	l —	25	_	22	mA
PAGE MODE CURRENT)					
Average Power Supply Current (RAS = V _{IL} , CAS cycling, t _{PC} = Min)		-	25	_	22	mA
INPUT LEAKAGE CURRENT						
Input Leakage Current, any input (0V ≤ V _{IN} ≤ 5.5)	1					
(Input pins not under test = 0V, 4.5V \leq V _{CC} \leq 5.5V, V _{SS} = 0V		-10	10	-10	10	μΑ
OUTPUT LEAKAGE CURRENT						
(Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)		-10	10	-10	10	μΑ
OUTPUT LEVEL		1				
Output Low Voltage (I _{OL} = 4.2 mA)		-	0.4	_	0.4	V
OUTPUT LEVEL						
Output High Voltage (IOH = -5 mA)	VOH	2.4	_	2.4	_	v

Note: ① ICC is dependent on output loading. Specified values are obtained with the output open.

FUJITSU

MICROELECTRONICS =

DYNAMIC CHARACTERISTICS NOTES 1.2.3

(Recommended operating conditions unless otherwise noted.)


			MB8118-10			MB8118-12			ĺ
Parameter f	Votes	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Time Between Refresh		tREF	_		2			2	ms
Random Read/Write Cycle Time		tRC	235	I -	-	270	_		ns
Read-Write Cycle Time		tRWC	285	_	_	320	_	T - 1	ns
Page Mode Cycle Time		tPC	125		_	145	_	_	ns
Access Time from RAS	4 6	tRAC	-	_	100		_	120	ns
Access Time from CAS	5 6	tCAC	_	_	55		_	65	ns
Output Buffer Turn Off Delay		tOFF	0		45	0	_	50	ns
Transition Time		t _T	3	_	50	3	_	50	ns
RAS Precharge Time		tRP	110			120		_	ns
RAS Pulse Width		†RAS	115	_	10000	140	_	10000	ns
RAS Hold Time		tasa	70	_		85	_	_	ns
CAS Prechange Time (all cycles except page m	tCPN	50			55	_		ns	
CAS Precharge Time (Page mode only)		tcp	60			70	_		ns
CAS Pulse Width		tCAS	55	_	10000	65	_	10000	ns
CAS Hold Time		tcsH	100	_	_	120	_		ns
RAS to CAS Delay Time	78	†RCD	25	_	45	25	_	55	ns
CAS to RAS Precharge Time		tCRP	0	_		0			ns
Row Address Set Up Time		tasa	0			0			ns
Row Address Hold Time	_	t _{RAH}	15			15	_	- 1	ns
Column Address Set Up Time		tASC	0	_	_	0	_		ns
Column Address Hold Time		tCAH	15		_	15			ns
Column Address Hold Time Referenced to RAS		tAR	60	_		70	_		ns
Read Command Set Up Time		tRCS	0			0	_	_	ns
Read Command Hold Time		[‡] RCH	0	_	_	0	_		ns
Write Command Set Up Time	9	twcs	0	_		0	_		ns
Write Command Hold Time		twch	30	_	_	35			ns
Write Command Hold Time Referenced to RAS		twcn	75	_		90	_	! -	ns
Write Command Pulse Width		twp	30		_	35			ns
Write Command to RAS Lead Time		[†] RWL	60			65			ns
Write Command to CAS Lead Time		tCWL	45			50			ns
Data In Set Up Time		tos	0	_		0	_	1 - 1	ns
Data In Hold Time		tDH	30	_		35			ns
Data In Hold Time Referenced to RAS		tDHR	75			90			ns
CAS to WE Delay	9	tCWD	55	_		65			ns
RAS to WE Delay	9	tRWD	120	_		120			ns
Read Command Hold Time Referenced to RAS		t _{BBH}	20			25			ns

Notes:


- required after power up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Dynamic measurements assume t_T=5ns.
- S V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and VIL.
- Assumes that tRCD<tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- Assumes that t_{RCD}>t_{RCD} (max).
 Measured with a load equivalent to 2 TTL loads and 100pF.

- Operation within the t_{RCD} (max) limit insures that t_{RCD} (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- | taco(min)=taa+(min)+2t_T(t_T=5ns)+t_{ASC}(min).
 | twcs, t_{CWD} and t_{RWD} are not restrictive operating parameters.


 They are included in the data sheet as electrical characteristics only. If twcs>twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle. If t_{CWD}>t_{CWD} (min) and t_{RWD}>t_{RWD} (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.




READ CYCLE TIMING DIAGRAM




WRITE CYCLE (EARLY WRITE)



READ-WRITE/READ-MODIFY-WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE NOTE: CAS = V_{IH}, WE = Don't care




Don't Care


PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



HIDDEN RAS-ONLY REFRESH CYCLE TIMING DIAGRAM



DESCRIPTION

Address Inputs

A total of fourteen binary input address bits are required to decode any one of 16,384 storage cell locations within the MB8118. Seven row-address bits are established on the input pins (A₀ through A₀) and latched with the Row Address Strobe (RAS). Seven column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (IRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses to

Write Enable

The read mode or write mode is selected with the WE input. A logic "high" on WE dictates read mode; logic "low" dictates write mode. Data input is disabled when read mode is selected. WE can be driven by standard TTL circuits without a pull-up resistor.

Data Input:

Data is written into the MB8118 during a write or read-write cycle. The last falling edge of

FIG. 1-HIDDEN REFRESH
RAS

CAS

DOUT HIGHZ VALID DATA

WE or CAS is a strobe for the Data In (D_{IN}) register. In a write cycle, if WE is brought low (write mode) before CAS, D_{IN} is strobed by CAS, and the set-up and hold times are reference to CAS. In a read-write cycle, WE will be delayed until CAS has made its negative transition. Thus D_{IN} is strobed by WE, and set-up and hold times are referenced to WE.

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after tape from transition of RAS when tapp (CAS) is satisfied, or after tape from transition of CAS when the transition occurs after tapp (max). Data remains valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page-Mode

Page-mode operation permits latching the row-address into the MB8118 and maintain-ing RAS at a logic "low" throughout all successive memory operations in which the

row-address doesn't change. This saves the power required by a RAS cycle. Access and cycle limes are decreased because the time normally required to strobe a new row-address is eliminated.

RAS-Only Refresh

Refresh of the dynamic memory is accomplished by performing a memory cycle at each of the 128 row-addresses at least every two milliseconds. RAS-only refresh prevents any output during refresh because the output buffer is in the high impedance state since CAS is at V_{IH}. Strobing each of the 128 row-addresses with RAS will cause all bits in the memory to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

Hidden Refresh


RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} from a previous memory read cycle. (See Figure 1 below)


FUJITSU


MICROELECTRONICS


FIG. 2 - CURRENT WAVEFORMS (VCC = 5.0V, TA = 25°C)





TYPICAL CHARACTERISTICS CURVES



















TYPICAL CHARACTERISTICS CURVES (continued)
















MICROELECTRONICS

TYPICAL SUPPLY CURRENT VS SUPPLY VOLTAGE DURING POWER UP



PACKAGE DIMENSIONS Dimensions in inches (millimeters)



16-LEAD PLASTIC DUAL IN-LINE PACKAGE

