

MEMORY CMOS 4 M × 4 BIT HYPER PAGE MODE DYNAMIC RAM

MB8117405B-50/-60

CMOS 4,194,304 × 4 Bit Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB8117405B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB8117405B features a "hyper page" mode of operation whereby high-speed random access of up to 2,048 × 4 bits of data within the same row can be selected. The MB8117405B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8117405B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8117405B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8117405B are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES


Parameter		MB8117405B-50	MB8117405B-60
RAS Access Time		50 ns max.	60 ns max.
Random Cycle Time		84 ns min.	104 ns min.
Address Access Time		25 ns max.	30 ns max.
CAS Access Time		13 ns max.	15 ns max.
Hyper Page Mode Cycle Time		20 ns min.	25 ns min.
Low Power Dissipation	Operating Current	660 mW max.	550 mW max.
	Standby Current	11 mW max. (TTL level)/5.5 mW max. (CMOS level)	

- 4,194,304 words × 4 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 2048 refresh cycles every 32.8 ms
- Early Write or $\overline{OE}$ controlled write capability
- $\overline{RAS}$ only, $\overline{CAS}$ -before- $\overline{RAS}$, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

MB8117405B-50/-60


■ PACKAGE

Plastic SOJ Package



(LCC-26P-M09)

Plastic TSOP (II) Package




(FPT-26P-M05)
(Normal Bend)

Package and Ordering Information

- 26-pin plastic (300mil) SOJ, order as MB8117405B-xxPJ
- 26-pin plastic (300mil) TSOP-II with normal bend leads, order as MB8117405B-xxPFTN


PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ ₁ to DQ ₄	Data input/output
WE	Write enable
RAS	Row address strobe
A ₀ to A ₁₀	Address inputs
V _{CC}	+5 volt power supply
OE	Output enable
CAS	Column address strobe
V _{SS}	Circuit ground
N.C.	No connection

MB8117405B-50/-60

Fig. 1 – MB8117405B DYNAMIC RAM - BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address Input		Input Data		Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes *	$t_{RCS} \geq t_{RCS} \text{ (min)}$
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes *	$t_{WCS} \geq t_{WCS} \text{ (min)}$
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	H	X	X	Valid	X	X	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	H	X	X	X	X	High-Z	Yes	$t_{CSR} \geq t_{CSR} \text{ (min)}$
Hidden Refresh Cycle	H→L	L	H→X	L	X	X	X	Valid	Yes	Previous data is kept.

x: "H" or "L"

*: It is impossible in Hyper Page Mode

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A_0 to A_{10}) are available, the row and column inputs are separately strobed by RAS and CAS as shown in Figure 1. First, eleven row address bits are input on pins A_0 -through- A_{10} and latched with the row address strobe (RAS) then, eleven column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min.)+ t_r is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways : an early write cycle, an OE (delayed) write cycle, and a read-modify-write cycle. The falling edge of WE or CAS, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ_1 to DQ_4) is strobed by CAS and the setup/hold times are referenced to CAS because WE goes Low before CAS. In a delayed write or a read-modify-write cycle, WE goes Low after CAS ; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

MB8117405B-50/-60

DATA OUTPUTS

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- t_{RAC} : from the falling edge of $\overline{RAS}$ when t_{RCD} (max) is satisfied.
- t_{CAC} : from the falling edge of $\overline{CAS}$ when t_{RCD} is greater than t_{RCD} (max).
- t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max), and t_{RCD} (max) is satisfied.
- t_{OEA} : from the falling edge of $\overline{OE}$ when $\overline{OE}$ is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .
- t_{OEZ} : from $\overline{OE}$ inactive.
- t_{OFF} : from $\overline{CAS}$ inactive while $\overline{RAS}$ inactive.
- t_{OFFR} : from $\overline{RAS}$ inactive while $\overline{CAS}$ inactive.
- t_{WEZ} : from $\overline{WE}$ active while $\overline{CAS}$ inactive.

The data remains valid before either $\overline{OE}$ is inactive, or both $\overline{RAS}$ and $\overline{CAS}$ are inactive, or $\overline{CAS}$ is reactivated. When an early write is execute, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OF OPERATION

The hyper page mode of operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, $\overline{RAS}$ is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (with column address locations), any of $2,048 \times 4$ bits can be accessed and, when multiple MB8117405Bs are used, $\overline{CAS}$ is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when $\overline{CAS}$ is inactive until $\overline{CAS}$ is reactivated.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to V_{SS}	V_{IN}, V_{OUT}	-0.5 to +7	V
Voltage of V_{CC} Supply Relative to V_{SS}	V_{CC}	-0.5 to +7	V
Power Dissipation	P_D	1.0	W
Short Circuit Output Current	I_{OUT}	-50 to +50	mA
Operating Temperature	T_{OPE}	0 to +70	°C
Storage Temperature	T_{STG}	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	V_{CC}	4.5	5.0	5.5	V	0°C to +70°C
		V_{SS}	0	0	0		
Input High Voltage, All Inputs	*1	V_{IH}	2.4	—	6.5	V	
Input Low Voltage, All Inputs/outputs *	*1	V_{IL}	-0.3	—	0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, A_0 to A_{10}	C_{IN1}	—	5	pF
Input Capacitance, RAS , CAS , WE , OE	C_{IN2}	—	5	pF
Input/Output Capacitance, DQ_1 to DQ_4	C_{DQ}	—	7	pF

MB8117405B-50/-60

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes	Symbol	Conditions	Value			Unit
				Min.	Typ.	Max.	
Output High Voltage	*1	V_{OH}	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output Low Voltage	*1	V_{OL}	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	
Input Leakage Current (Any Input)		$I_{I(L)}$	$0 \text{ V} \leq V_{IN} \leq V_{CC}$; $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$; $V_{SS} = 0 \text{ V}$; All other pins under test = 0 V	-10	—	10	μA
Output Leakage Current		$I_{O(L)}$	$0 \text{ V} \leq V_{OUT} \leq V_{CC}$; $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$; Data out disabled	-10	—	10	
Operating Current (Average Power Supply Current)	*2	MB8117405B-50	$\overline{RAS}$ & $\overline{CAS}$ cycling; $t_{RC} = \text{min}$	—	—	120	mA
		MB8117405B-60				100	
Standby Current (Power Supply Current)	*2	TTL Level	$\overline{RAS} = \overline{CAS} = V_{IH}$	—	—	2.0	mA
		CMOS Level	$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$			1.0	
Refresh Current#1 (Average Power Supply Current)	*2	MB8117405B-50	$\overline{CAS} = V_{IH}$, $\overline{RAS}$ cycling; $t_{RC} = \text{min}$	—	—	120	mA
		MB8117405B-60				100	
Hyper Page Mode Current	*2	MB8117405B-50	$\overline{RAS} = V_{IL}$, $\overline{CAS}$ cycling; $t_{HPC} = \text{min}$	—	—	80	mA
		MB8117405B-60				70	
Refresh Current#2 (Average Power Supply Current)	*2	MB8117405B-50	$\overline{RAS}$ cycling; $\overline{CAS}$ -before- $\overline{RAS}$; $t_{RC} = \text{min}$	—	—	120	mA
		MB8117405B-60				100	

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB8117405B-50		MB8117405B-60		Unit
				Min.	Max.	Min.	Max.	
1	Time between Refresh		t_{REF}	—	32.8	—	32.8	ms
2	Random Read/Write Cycle Time		t_{RC}	84	—	104	—	ns
3	Read-Modify-Write Cycle Time		t_{RWC}	114	—	138	—	ns
4	Access Time from $\overline{RAS}$	*6,9	t_{RAC}	—	50	—	60	ns
5	Access Time from $\overline{CAS}$	*7,9	t_{CAC}	—	13	—	15	ns
6	Column Address Access Time	*8,9	t_{AA}	—	25	—	30	ns
7	Output Hold Time		t_{OH}	3	—	3	—	ns
8	Output Hold Time from $\overline{CAS}$		t_{OHC}	5	—	5	—	ns
9	Output Buffer Turn On Delay Time		t_{ON}	0	—	0	—	ns
10	Output Buffer Turn Off Delay Time	*10	t_{OFF}	—	13	—	15	ns
11	Output Buffer Turn Off Delay Time from $\overline{RAS}$	*10	t_{OFR}	—	13	—	15	ns
12	Output Buffer Turn Off Delay Time from $\overline{WE}$	*10	t_{WEZ}	—	13	—	15	ns
13	Transition Time		t_T	1	50	1	50	ns
14	$\overline{RAS}$ Precharge Time		t_{RP}	30	—	40	—	ns
15	$\overline{RAS}$ Pulse Width		t_{RAS}	50	100000	60	100000	ns
16	$\overline{RAS}$ Hold Time		t_{RSH}	13	—	15	—	ns
17	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	*21	t_{CRP}	5	—	5	—	ns
18	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	*11,12,22	t_{RCD}	11	37	14	45	ns
19	$\overline{CAS}$ Pulse Width		t_{CAS}	7	—	10	—	ns
20	$\overline{CAS}$ Hold Time		t_{CSH}	38	—	40	—	ns
21	$\overline{CAS}$ Precharge Time (Normal)	*19	t_{CPN}	7	—	10	—	ns
22	Row Address Setup Time		t_{ASR}	0	—	0	—	ns
23	Row Address Hold Time		t_{RAH}	7	—	10	—	ns
24	Column Address Setup Time		t_{ASC}	0	—	0	—	ns
25	Column Address Hold Time		t_{CAH}	7	—	10	—	ns
26	Column Address Hold Time from $\overline{RAS}$		t_{AR}	18	—	24	—	ns
27	$\overline{RAS}$ to Column Address Delay Time	*13	t_{RAD}	9	25	12	30	ns
28	Column Address to $\overline{RAS}$ Lead Time		t_{RAL}	25	—	30	—	ns
29	Column Address to $\overline{CAS}$ Lead Time		t_{CAL}	18	—	23	—	ns
30	Read Command Setup Time		t_{RCS}	0	—	0	—	ns
31	Read Command Hold Time Referenced to $\overline{RAS}$	*14	t_{RRH}	0	—	0	—	ns

(Continued)

MB8117405B-50/-60

(Continued)

No.	Parameter	Notes	Symbol	MB8117405B50		MB8117405B-60		Unit
				Min.	Max.	Min.	Max.	
32	Read Command Hold Time Referenced to $\overline{\text{CAS}}$	*14	t_{RCH}	0	—	0	—	ns
33	Write Command Setup Time	*15,20	t_{WCS}	0	—	0	—	ns
34	Write Command Hold Time		t_{WCH}	7	—	10	—	ns
35	Write Command Hold Time from $\overline{\text{RAS}}$		t_{WCR}	18	—	24	—	ns
36	$\overline{\text{WE}}$ Pulse Width		t_{WP}	7	—	10	—	ns
37	Write Command to $\overline{\text{RAS}}$ Lead Time		t_{RWL}	13	—	15	—	ns
38	Write Command to $\overline{\text{CAS}}$ Lead Time		t_{CWL}	7	—	10	—	ns
39	DIN Setup Time		t_{DS}	0	—	0	—	ns
40	DIN Hold Time		t_{DH}	7	—	10	—	ns
41	Data Hold Time from $\overline{\text{RAS}}$		t_{DHR}	18	—	24	—	ns
42	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	*20	t_{RWD}	65	—	77	—	ns
43	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	*20	t_{CWD}	28	—	32	—	ns
44	Column Address to $\overline{\text{WE}}$ Delay Time	*20	t_{AWD}	40	—	47	—	ns
45	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh cycles)		t_{RPC}	5	—	5	—	ns
46	$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t_{CSR}	0	—	0	—	ns
47	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t_{CHR}	10	—	10	—	ns
48	$\overline{\text{WE}}$ Setup Time from $\overline{\text{RAS}}$		t_{WSR}	0	—	0	—	ns
49	$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$		t_{WHR}	10	—	10	—	ns
50	Access Time from $\overline{\text{OE}}$	*9	t_{OEA}	—	13	—	15	ns
51	Output Buffer Turn Off Delay from $\overline{\text{OE}}$	*10	t_{OEZ}	—	13	—	15	ns
52	$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data		t_{OEL}	5	—	5	—	ns
53	$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ Lead Time		t_{COL}	5	—	5	—	ns
54	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	*16	t_{OEH}	5	—	5	—	ns
55	$\overline{\text{OE}}$ to Data in Delay Time		t_{OED}	13	—	15	—	ns
56	$\overline{\text{RAS}}$ to Data in Delay Time		t_{RDD}	13	—	15	—	ns
57	$\overline{\text{CAS}}$ to Data in Delay Time		t_{CDD}	13	—	15	—	ns
58	DIN to $\overline{\text{CAS}}$ Delay Time	*17	t_{DZC}	0	—	0	—	ns
59	DIN to $\overline{\text{OE}}$ Delay Time	*17	t_{DZO}	0	—	0	—	ns
60	$\overline{\text{OE}}$ Precharge Time		t_{OEP}	5	—	5	—	ns
61	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{CAS}}$		t_{OECH}	7	—	10	—	ns
62	$\overline{\text{WE}}$ Precharge Time		t_{WPZ}	5	—	5	—	ns

(Continued)

(Continued)

No.	Parameter	Notes	Symbol	MB8117405B-50		MB8117405B-60		Unit
				Min.	Max.	Min.	Max.	
63	WE to Data In Delay Time		t _{WED}	13	—	15	—	ns
64	Hyper Page Mode RAS Pulse Width		t _{RASP}	—	100000	—	100000	ns
65	Hyper Page Mode Read/Write Cycle Time		t _{HPC}	20	—	25	—	ns
66	Hyper Page Mode Read-Modify-Write Cycle Time		t _{HPRWC}	59	—	69	—	ns
67	Access Time from CAS Precharge	*9,18	t _{CPA}	—	30	—	35	ns
68	Hyper Page Mode CAS Precharge Time		t _{CP}	7	—	10	—	ns
69	Hyper Page Mode RAS Hold Time from CAS Precharge		t _{RHCP}	30	—	35	—	ns
70	Hyper Page Mode CAS Precharge to WE Delay Time	*20	t _{CPWD}	45	—	52	—	ns

MB8117405B-50/-60

- Notes:**
- *1. Referenced to V_{SS} .
 - *2. I_{CC} depends on the output load conditions and cycle rates; the specified values are obtained with the output open. I_{CC} depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3$ V. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC5} are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. I_{CC2} is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3$ V.
 - *3. An initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 μs is required after power-up followed by any eight $\overline{RAS}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight $\overline{CAS}$ -before- $\overline{RAS}$ initialization cycles instead of 8 $\overline{RAS}$ cycles are required.
 - *4. AC characteristics assume $t_T = 2$ ns.
 - *5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
 - *6. Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
 - *7. If $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$, and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC} .
 - *8. If $t_{RAD} \geq t_{RAD}(\max)$ and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA} .
 - *9. Measured with a load equivalent to two TTL loads and 100 pF.
 - *10. t_{OFF} and t_{OEZ} is specified that output buffer change to high-impedance state.
 - *11. Operation within the $t_{RCD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
 - *12. $t_{RCD}(\min) = t_{RAH}(\min) + 2t_T + t_{ASC}(\min)$.
 - *13. Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
 - *14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 - *15. t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS}(\min)$ the data output pin will remain High-Z state through entire cycle.
 - *16. Assumes that $t_{WCS} < t_{WCS}(\min)$.
 - *17. Either t_{DZC} or t_{DZO} must be satisfied.
 - *18. t_{CPA} is access time from the selection of a new column address (that is caused by changing $\overline{CAS}$ from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than $t_{CPA}(\max)$.
 - *19. Assumes that $\overline{CAS}$ -before- $\overline{RAS}$ refresh.
 - *20. t_{WCS} , t_{CWD} , t_{RWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If $t_{WCS} > t_{WCS}(\min)$, the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If $t_{CWD} > t_{CWD}(\min)$, $t_{RWD} > t_{RWD}(\min)$, $t_{AWD} > t_{AWD}(\min)$, and $t_{CPWD} > t_{CPWD}(\min)$, the cycle is a read modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying t_{RWL} , t_{CWL} , t_{RAL} , and t_{CAL} specifications.
 - *21. The last $\overline{CAS}$ rising edge.
 - *22. The first $\overline{CAS}$ falling edge.

Fig. 2 – t_{RAC} vs. t_{RCD}




Fig. 3 – t_{RAC} vs. t_{RAD}






Fig. 4 – t_{CPA} vs. t_{CP}



MB8117405B-50/-60

Fig. 5 – READ CYCLE



DESCRIPTION


To implement a read operation, a valid address is latched in by the **RAS** and **CAS** and with **WE** set to a High level and **OE** set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by **RAS**(t_{RC}), **CAS**(t_{CAC}), **OE** (t_{OEZ}) or column addresses (t_{AA}) under the following conditions:

If $t_{RC} > t_{RC}(\max)$, access time = t_{CAC} .

If $t_{RAD} > t_{RAD}(\max)$, access time = t_{AA} .

If **OE** is brought Low after t_{RC} , t_{CAC} , or t_{AA} (whichever occurs later), access time = t_{OEZ}


However, if either **CAS** or **OE** goes High, the output returns to a high-impedance state after t_{OH} is satisfied.

Fig. 6 – EARLY WRITE CYCLE ($\overline{OE}$ = “H” or “L”)**DESCRIPTION**

A write cycle is similar to a read cycle except $\overline{WE}$ is set to a Low state and $\overline{OE}$ is a "H" or "L" signal. A write cycle can be implemented in either of three ways – early write, $\overline{OE}$ write (delayed write), or read-modify-write. During all write cycles, timing parameters t_{RWL} , t_{CWL} and t_{RAL} must be satisfied. In the early write cycle shown above t_{WCS} satisfied, data on the DQ pin is latched with the falling edge of $\overline{CAS}$ and written into memory.

MB8117405B-50/-60


Fig. 7 – DELAYED WRITE CYCLE ($\overline{OE}$ Control)



DESCRIPTION

In the $\overline{OE}$ (delayed write) cycle, $twcs$ is not satisfied; thus, the data on the DQ pins is latched with the falling edge of $\overline{WE}$ and written into memory. The Output Enable ($\overline{OE}$) signal must be changed from Low to High before $\overline{WE}$ goes Low ($t_{OED} + t_{DS}$).

Fig. 8 – READ-WRITE/READ-MODIFY-WRITE CYCLE

**DESCRIPTION**

The read-modify-write cycle is executed by changing **WE** from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, **OE** must be changed from Low to High after the memory access time.

 "H" or "L" level (excluding Address and DQ)
 "H" or "L" level, "H"→"L" or "L"→"H" transition (Address and DQ)

This operation is performed by strobing in the row address and maintaining $\overline{\text{RAS}}$ at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by t_{AC} , t_{AA} , t_{CPA} , or t_{OE} , whichever one is the latest in occurring.

The diagram illustrates the timing relationships for a 16M1600 DRAM. The signals and their timing parameters are as follows:

- RAS:** V_{IH} and V_{IL} levels. Timing parameters include t_{RASP} (RAS pulse width), t_{RHCP} (RAS hold time), t_{CRP} (RAS to CAS setup), t_{AR} (RAS to address delay), t_{RSH} (RAS to data setup), t_{TRP} (RAS to data hold), and t_{RRH} (RAS to data hold).
- CAS:** V_{IH} and V_{IL} levels. Timing parameters include t_{CSH} (CAS setup), t_{THPC} (CAS to RAS delay), t_{CP} (CAS to data setup), t_{CAS} (CAS to data hold), t_{RAD} (CAS to data delay), t_{ASR} (CAS to data delay), t_{CAL} (CAS to data delay), t_{CAH} (CAS to data delay), t_{ASC} (CAS to data delay), t_{RAL} (CAS to data delay), and t_{CDD} (CAS to data delay).
- A0 to A10:** Address signals. Timing parameters include t_{RCS} (RAS to address delay), t_{RCH} (RAS to address delay), and t_{RDD} (RAS to data delay).
- WE:** Write Enable signal. Timing parameters include t_{DZC} (WE to data delay), t_{CAC} (WE to data delay), t_{TOFR} (WE to data delay), and t_{OH} (WE to data delay).
- DQ (Input):** Data Input signal. Timing parameters include t_{CAC} (DQ to data delay), t_{OH} (DQ to data delay), t_{TAH} (DQ to data delay), t_{CPA} (DQ to data delay), t_{TOFF} (DQ to data delay), and t_{TOH} (DQ to data delay).
- DQ (Output):** Data Output signal. Timing parameters include t_{AA} (DQ to data delay), t_{TRAC} (DQ to data delay), t_{DZO} (DQ to data delay), t_{TOEA} (DQ to data delay), t_{TOEZ} (DQ to data delay), t_{TOED} (DQ to data delay), t_{TOH} (DQ to data delay), t_{TOEZ} (DQ to data delay), t_{TOEA} (DQ to data delay), and t_{TOED} (DQ to data delay).
- OE:** Output Enable signal. Timing parameters include t_{COL} (OE to data delay), t_{TOEA} (OE to data delay), t_{TOH} (OE to data delay), t_{TOEZ} (OE to data delay), t_{TOEA} (OE to data delay), and t_{TOED} (OE to data delay).

Valid Data

To obtain a high impedance state, set $\overline{\text{OE}}$ or both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ going high level.

[illegible]

“H” or “L” level, “H”→“L” or “L”→“H” transition (Address and DC

This operation is performed by strobing in the row address and maintaining $\overline{\text{RAS}}$ at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OE} , whichever one is the latest in occurring. To obtain a high impedance state, confirm either of the following conditions, $\overline{\text{OE}}$ set to a High level or $\overline{\text{WE}}$ set to a Low level after $\overline{\text{CAS}}$ set to a High level or $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ set to a High level.

[illegible]

The hyper page mode write cycle is executed in the same manner as the hyper page mode read cycle except the states of $\overline{WE}$ and $\overline{OE}$ are reversed. Data appearing on the DQ pins is latched on the falling edge of $\overline{CAS}$ and written into memory. During the hyper page mode write cycle, including the delayed ($\overline{OE}$) write and read-modify-write cycles, t_{CWL} must be satisfied.

The diagram illustrates the timing relationships for a 256K16 DRAM. It shows the signals RAS, CAS, A0 to A10, WE, DQ (Input/Output), and OE. The timing parameters are defined as follows:

- RAS:** t_{RASP} (RAS pulse width), t_{CRP} (RAS to CAS delay), t_{RCD} (RAS to CAS delay), t_{CSH} (RAS to CAS delay), t_{CAS} (CAS pulse width), t_{CP} (CAS to RAS delay), t_{HPC} (CAS to RAS delay), t_{RSH} (CAS to RAS delay), t_{RP} (RAS recovery time).
- CAS:** t_{ASR} (CAS to RAS delay), t_{RAH} (CAS to RAS delay), t_{AR} (CAS to RAS delay), t_{ASC} (CAS to RAS delay), t_{CAH} (CAS to RAS delay), t_{CAL} (CAS to RAS delay), t_{RCS} (CAS to RAS delay), tw_{CH} (CAS to RAS delay), tw_P (CAS to RAS delay), tw_L (CAS to RAS delay), tw_{CH} (CAS to RAS delay), tw_P (CAS to RAS delay), tw_L (CAS to RAS delay).
- A0 to A10:** t_{ASR} (CAS to RAS delay), t_{RAH} (CAS to RAS delay), t_{AR} (CAS to RAS delay), t_{ASC} (CAS to RAS delay), t_{CAH} (CAS to RAS delay), t_{CAL} (CAS to RAS delay), t_{RCS} (CAS to RAS delay), tw_{CH} (CAS to RAS delay), tw_P (CAS to RAS delay), tw_L (CAS to RAS delay), tw_{CH} (CAS to RAS delay), tw_P (CAS to RAS delay), tw_L (CAS to RAS delay).
- WE:** t_{DZC} (WE to RAS delay), t_{DS} (WE to RAS delay), t_{DH} (WE to RAS delay), t_{DZ} (WE to RAS delay), t_{DZO} (WE to RAS delay), t_{OEZ} (WE to RAS delay), t_{OE} (WE to RAS delay), t_{OEZ} (WE to RAS delay).
- DQ (Input):** t_{DZC} (WE to RAS delay), t_{DS} (WE to RAS delay), t_{DH} (WE to RAS delay), t_{DZ} (WE to RAS delay), t_{DZO} (WE to RAS delay), t_{OEZ} (WE to RAS delay), t_{OE} (WE to RAS delay), t_{OEZ} (WE to RAS delay).
- DQ (Output):** t_{DZC} (WE to RAS delay), t_{DS} (WE to RAS delay), t_{DH} (WE to RAS delay), t_{DZ} (WE to RAS delay), t_{DZO} (WE to RAS delay), t_{OEZ} (WE to RAS delay), t_{OE} (WE to RAS delay), t_{OEZ} (WE to RAS delay).
- OE:** t_{DZC} (WE to RAS delay), t_{DS} (WE to RAS delay), t_{DH} (WE to RAS delay), t_{DZ} (WE to RAS delay), t_{DZO} (WE to RAS delay), t_{OEZ} (WE to RAS delay), t_{OE} (WE to RAS delay), t_{OEZ} (WE to RAS delay).

Legend:

- White box: "H" or "L" level (excluding Address and DQ)
- White box: "H" or "L" level, "H" → "L" or "L" → "H" transition (Address and DQ)
- Shaded box: Invalid Data

The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of $\overline{WE}$ and $\overline{OE}$. Input data on the DQ pins are latched on the falling edge of $\overline{WE}$ and written into memory. In the hyper page mode delayed write cycle, $\overline{OE}$ must be changed from Low to High before $\overline{WE}$ goes Low ($t_{OED} + t_r + t_{DS}$).

The diagram illustrates the timing relationships for a memory device. The signals and their levels are as follows:

- RAS:** V_{IH} (High), V_{IL} (Low)
- CAS:** V_{IH} (High), V_{IL} (Low)
- A₀ to A₁₀:** V_{IH} (High), V_{IL} (Low)
- WE:** V_{IH} (High), V_{IL} (Low)
- DQ (Input):** V_{IH} (High), V_{IL} (Low)
- DQ (Output):** V_{OH} (High), V_{OL} (Low)
- OE:** V_{IH} (High), V_{IL} (Low)

Key timing parameters shown include:

- RAS:** t_{RASP} (Pulse width), t_{RHCP} (High-to-low transition), t_{RP} (Return to high)
- CAS:** t_{CRP} (Pulse width), t_{AR} (Access time), t_{RCD} (Read-to-write delay), t_{CAS} (Access time), t_{RSH} (Setup time), t_{RSL} (Setup time), t_{RSH} (Setup time), t_{RSL} (Setup time)
- A₀ to A₁₀:** t_{RCS} (Row address strobe setup), t_{RCH} (Row address strobe hold), t_{CAS} (Access time), t_{RSH} (Setup time), t_{RSL} (Setup time)
- WE:** t_{DZC} (Data zero current), t_{DZD} (Data zero current delay), t_{DZS} (Data zero current setup), t_{DZH} (Data zero current hold)
- DQ (Input):** t_{DZC} (Data zero current), t_{DZD} (Data zero current delay), t_{DZS} (Data zero current setup), t_{DZH} (Data zero current hold)
- DQ (Output):** t_{DZC} (Data zero current), t_{DZD} (Data zero current delay), t_{DZS} (Data zero current setup), t_{DZH} (Data zero current hold)
- OE:** t_{DZC} (Data zero current), t_{DZD} (Data zero current delay), t_{DZS} (Data zero current setup), t_{DZH} (Data zero current hold)


Legend:

- "H" or "L" level (excluding Address and DQ)
- ▤ "H" or "L" level, "H"→"L" or "L"→"H" transition (Address and DQ)

The hyper page mode performs read/write operations repetitively during one $\overline{\text{RAS}}$ cycle. At this time, t_{HPC} (min.) is invalid.


[illegible]

During the hyper page mode of operation, the read-modify-write cycle can be executed by switching **WE** from High to Low after input data appears at the DQ pins during a normal cycle.

Fig. 16 – RAS-ONLY REFRESH ($\overline{WE} = \overline{OE} = \text{"H"} \text{ or } \text{"L"} \text{"}$)**DESCRIPTION**

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pin is kept in a high-impedance state.

Fig. 17 – CAS-BEFORE-RAS REFRESH (ADDRESSES = $\overline{OE} = \text{"H"} \text{ or } \text{"L"} \text{"}$)**DESCRIPTION**

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (t_{CSR}) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.


The diagram illustrates the timing relationships for a memory device. The signals and their timing parameters are as follows:

- RAS:** V_{IH} , V_{IL} . Timing parameters: t_{RC} , t_{RAS} , t_{OEL} , t_{RP} , t_{RAD} , t_{RCD} , t_{RSH} , t_{CHR} , t_{CRP} .
- CAS:** V_{IH} , V_{IL} . Timing parameters: t_{RAH} , t_{SR} , t_{ASC} , t_{AR} , t_{CAH} , t_{RAL} .
- A₀ to A₁₀:** V_{IH} , V_{IL} . Timing parameters: t_{RCS} , t_{RRH} , t_{WSR} , t_{WHR} . The diagram shows ROW ADDRESS and COLUMN ADDRESS periods.
- WE:** V_{IH} , V_{IL} . Timing parameters: t_{AA} , t_{DZC} , t_{CAC} , t_{DD} .
- DQ (Input):** V_{IH} , V_{IL} . Timing parameters: t_{FR} , t_{OFF} , t_{OH} .
- DQ (Output):** V_{OH} , V_{OL} . Timing parameters: t_{ON} , t_{DZO} , t_{OEA} , t_{OEZ} , t_{OED} . The output is labeled "VALID DATA OUT".
- OE:** V_{IH} , V_{IL} . Timing parameters: t_{OEZ} , t_{OED} .

Legend:

- Shaded box: "H" or "L" level (excluding Address and DQ)
- Box with transition: "H" or "L" level, "H"→"L" or "L"→"H" transition (Address and DQ)

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{CAS}}$ and cycling RAS . The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- RAS refresh capability.

Fig. 19 – TEST MODE SET CYCLE (A_0 to A_{10} , $\overline{OE}$ = "H" or "L")**DESCRIPTION**

Test Mode ;

The purpose of this test mode is to reduce device test time to one sixteenth of that required to test the device conventionally. The test mode function is entered by performing a $\overline{WE}$ and $\overline{CAS}$ -before- $\overline{RAS}$ (WCBR) refresh for the entry cycle.

In the test mode, read and write operations are executed in units of sixteenth bits which are selected by the address combination of $\overline{CA0}$ and $\overline{CAT}$. In the write mode, data is written into sixteenth cells simultaneously. But the data must be input from DQ1 only. In the read mode, the data of sixteenth cells at the selected addresses are read out from DQ and checked in the following manner.

When the sixteenth bits are all "L" or all "H", a "H" level is output.

When the sixteenth bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a $\overline{RAS}$ -only refresh or a $\overline{CAS}$ -before- $\overline{RAS}$ refresh for the exit cycle.

In test mode operation, the following parameters are delayed approximately 10ns from the specified value in the data sheet.

tRC, tRWC, tRAC, tCAC, tAA, tRAS, tRSH, tCAS, tCSH, tRAL, tCAL, tRWD, tCWD, tAWD, tCPWD, tRHCP.

The diagram illustrates the timing relationships for the H9C06B00 memory device across several control and data signals:

- RAS**: Row Address Strobe. Timing parameters include t_{CHR} (Ras-to-Column delay), t_{CP} (Ras-to-Data delay), t_{FRSH} (Refresh period), and t_{RP} (Ras precharge time).
- CAS**: Column Address Strobe. Timing parameters include t_{CSR} (Cas-to-Row delay), t_{ASC} (Cas-to-Data delay), and t_{CAH} (Cas hold time).
- A₀ to A₁₀**: Address bus. The diagram shows "COLUMN ADDRESSES" being valid during specific intervals.
- WE**: Write Enable. Timing parameters include t_{WSR} , t_{WHR} , t_{RCS} , t_{FCWD} , t_{RWL} , t_{DZC} , t_{DS} , t_{DH} , and t_{WP} .
- DQ (Input)**: Data bus input. Shows "HIGH-Z" and "VALID DATA IN" periods. Timing parameters include t_{OED} and t_{FCAC} .
- DQ (Output)**: Data bus output. Shows "HIGH-Z" and "Valid Data" periods. Timing parameters include t_{DZO} , t_{ON} , t_{OEA} , t_{OEZ} , and t_{OE_H} .
- OE**: Output Enable. Timing parameters include t_{DZO} , t_{ON} , t_{OEA} , t_{OEZ} , and t_{OE_H} .

Legend:

- [Solid Grey Box] "H" or "L" level (excluding Address and DQ)
- [White Box] "H" or "L" level, "H"→"L" or "L"→"H" transition (Address and DQ)
- [Diagonal Lines] Valid Data

A special timing sequence using the **CAS-before-RAS** refresh counter test cycle provides a convenient method to verify the functionality of **CAS-before-RAS** refresh circuitry. If, after a **CAS-before-RAS** refresh cycle **CAS** makes a transition from High to Low while **RAS** is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Column Address: Bits A₀ through A₁₀ are defined by latching levels on A₀-A₁₀ at the second falling edge of $\overline{\text{CAS}}$.

- 1) Initialize the internal refresh address counter by using 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test (read-modify-write cycles). Repeat this procedure 2048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)


No.	Parameter	Symbol	MB8117405B-50		MB8117405B-60		Unit
			Min.	Max.	Min.	Max.	
69	Access Time from $\overline{\text{CAS}}$	t_{FCAC}	—	45	—	50	ns
70	Column Address Hold Time	t_{FAH}	35	—	35	—	ns
71	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{FCWD}	63	—	70	—	ns
72	$\overline{\text{CAS}}$ Pulse Width	t_{FCAS}	45	—	50	—	ns
73	$\overline{\text{RAS}}$ Hold Time	t_{FRSH}	45	—	50	—	ns

www.DataSheet4U.com

■ PACKAGE DIMENSIONS

26-pin plastic SOJ
(LCC-26P-M09)

*Resin protrusion. (Each side: 0.15 (.006) MAX.)



© 1994 FUJITSU LIMITED C26059S-3C-1




Dimensions in mm (inches)

MB8117405B-50/-60

(Continued)

26-pin plastic TSOP(II)
(FPT-26P-M05)

*Resin protrusion. (Each side: 0.15 (.006) MAX.)



© 1994 FUJITSU LIMITED F26005S-2C-1

Dimensions in mm (inches)