

# DYNAMIC RAM CONTROLLER LSI

# MB 1422A

June 1986 Edition 1.0

## DYNAMIC RAM CONTROLLER

The Fujitsu MB 1422A is a high performance DRAM controller LSI. The MB 1422A controls address multiplexing, refresh timing and their arbitration, and realizes one chip DRAM peripheral controller.

The MB 1422A is designed to easily interface 64K and 256K DRAM to the system based on the 8086 or 68000.

The MB 1422A is fabricated in an advanced low-power Schottky TTL process. The device is housed in a plastic 42-pin Dual In-line-Package, 42 pin shrink DIP, and 44-pin PLCC.

- 256k and 64k Dynamic-RAM control capability
- Directly addresses and drives up to 44 DRAMs without external drivers
- Internal/external refresh capability
- Supports 8086 (5MHz or 8MHz) or 68000 (8MHz or 12.5MHz) type microprocessor
- +5V only schottky TTL technology for high performance
- Low power dissipation: 440mW Typ.
- TTL compatible I/O
- Standard 42 pin Plastic DIP (Suffix: -P)
- Standard 42 pin Plastic Shrink DIP (Suffix: -P)
- Standard 44 pin Plastic LCC (Suffix: -PD)

#### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Powery Supply Voltage	V <sub>cc</sub>	+7.0	v
Input Voltage	V <sub>1</sub>	-0.5 to +5.5	v
Output Voltage	vo	-0.5 to +5.5	v
Operating Temperature	T <sub>OP</sub>	-25 to +85	°C
Storage Temperature	Т <sub>STG</sub>	-55 to +125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



## **BLOCK FUNCTIONS**

Multiplexes the CPU addresses (CA and RA) and refresh address to nine row and nine column address. Multiplexer: Timing Generator: Generates RAS, CAS and WE signals by address strobe (AS) and R/W signals from CPU and refresh request signal from the arbiter. Sends select signals for row, column or refresh address to multiplexer.

Refresh Counter: Generates the refresh address and counts up at each cycle. Refresh Time Generator: Generates an internal refresh request signal. Resolves the conflict of read/write and refresh cycle. Arbiter:

## Table 1 – PIN DESCRIPTION

Sumbal	P	Pin T		Din Name and Evention
Symbol	DIP	PLCC	туре	rin Name and Function
MODE0/ RESET	9	10	I	Internal/External Refresh Select; This pin is used to select refresh mode, internal refresh or external refresh. If MODE0/RESET = "H", internal refresh mode is selected. If MODE0/RESET = "L", external refresh mode. The falling edge of MODE0/RESET resets the refresh address counter.
MODE1/ RFRQ	38	40	i i	Internal Interval Select/External Refresh Request; When Internal Refresh mode is selected (MODE0/RESET = "H"), this pin is used as refresh interval selection. If $CLK \ge 15MHz$ , it must be "L", and if $CLK -24$ to $25MHz$ , it must be "H". When External Refresh mode is selected (MODE0/RESET = "L"), this pin is used as refresh request. And the refresh starts when MODE1/RERQ = "L" is strobed by the falling edge of CLK.
ĀŠ	40	42	I	Address Strobe; Memory access starts when $\overline{AS} = "L"$ is strobed by the falling edge of CLK, and ends at the rising edge of $\overline{AS}$ , that is, both $\overline{RAS}$ and $\overline{CAS}$ become "H" (inactive) when $\overline{AS}$ turns "H" except refresh mode. The $\overline{AS}$ must be kept "L" until $\overline{RAS}$ and $\overline{CAS}$ pulse widths have been satisfied for $\overline{DRAM}$ specifications.
R/₩	39	41	I	<b>Read/Write Control;</b> This pin is used to select memory read or write mode. If $R/\overline{W} = "H"$ , read mode is selected. If $R/\overline{W} = "L"$ , write mode.
<u>C</u> S	42	44	ł	Chip Select; This pin is used to control the states of output pins except for RDY. When $\overline{CS}$ = "H", $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ and MA (MA0 to MA8) become high impedance state.
BS	41	43	1	Bank Select; This pin is used to select either of the two banks of DRAM arrays. If BS = "L", the lower bank ( $\overline{RAS0}$ ) is selected. If BS = "H", the upper bank ( $\overline{RAS1}$ ) is selected.
CLK	10	11	1	Clock input; This input provides basic timing for the internal logic. 8086 (5MHz) $\rightarrow$ CLK = 15MHz 8086 (8MHz) $\rightarrow$ CLK = 24MHz 68000 (8MHz) $\rightarrow$ CLK = 16MHz 68000 (12.5MHz) $\rightarrow$ CLK = 25MHz The CLK frequency should be higher or equals to 15MHz.
RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA8	1 3 5 7 12 14 16 18 20	2 4 6 8 13 15 17 19 21		<b>Row Address;</b> These inputs are used to generate memory row address.

I: Input, O\*: 3-State output

Pin Pin		Type	Pin Name and Function				
Jymbol	DIP	PLCC	Type				
CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7 CA8	2 4 6 8 13 15 17 19 21	3 5 7 9 14 16 18 20 22	I	<b>Column Address;</b> These inputs are used to generate memory column address.			
RAS0 RAS1	37 36	39 38	O*	<b>Row Address Strobe;</b> These outputs are used by DRAM to strobe Row Address present on MA0 to MA8. Either $\overline{RAS0}$ or $\overline{RAS1}$ is selected by BS. The selected $\overline{RAS}$ is issued after $\overline{AS} = "L"$ is strobed by the falling edge of CLK. In the refresh mode (both Internal and External), both $\overline{RAS0}$ and $\overline{RAS1}$ are issued. These outputs become high impedance state if $\overline{CS} = "H"$ . Each output drives maximum 22 DRAMs directly without external driver.			
CAS0 CAS1	35 34	37 36	0*	<b>Column Address Strobe;</b> These outputs are used by DRAM to strobe column address, present on MA0 to MA8. These outputs are issued from the CLK rising edge, which is 1.5 CLK cycles after $\overline{AS} = "L"$ is strobed, with delay time of $t_{CASN}$ . (See Fig. 4 and 5.) These outputs are not controlled by BS, i.e., both $\overline{CAS0}$ and $\overline{CAS1}$ are issued every memory access. In the refresh mode (both Internal and External), these outputs are kept "H". These outputs become high impedance state if $\overline{CS} = "H"$ . Each output drives maximum 22 DRAMs directly without external driver.			
WE	22	24	0*	Write Enable; This output is used by DRAM to control read or write cycle. This output depends on R/W input, i.e., it is asynchronous with CLK. This output drives maximum 44 DRAMs directly without external driver.			
RDY	23	25	0	<b>Ready;</b> This output identifies whether the memory arrays is refresh mode. If RDY = ''L'', refresh is excuted. If RDY = ''H'', refresh is not executed.			
MA0 MA1 MA2 MA3 MA4 MA5 MA6 MA7 MA8	33 31 30 29 28 27 26 25 24	35 33 32 31 30 29 28 27 26	0*	Memory Address; These outputs are used by DRAM for address inputs, row, column and refresh row address. These outputs can drive maximum 44 DRAMs directly without external driver. These outputs become high impedance state if $\overline{\text{CS}}$ = "H".			

## Table 2 - PIN DESCRIPTION (Continuted)

I: Input, O\*: 3-State output, O: Output

3

.

FUJITSU

#### FUNCTIONAL DESCRIPTION

#### Read/Write Cycle Mode;

The memory read and write cycle starts from  $\overline{AS} = "L''$ . The selected  $\overline{RAS}$  is issued after half cycle period from the falling edge of CLK which strobes  $\overline{AS} = "L''$ . The  $\overline{CAS}$  is issued after 1.5 cycles from  $\overline{AS}$  strobed. The  $\overline{AS}$  input must satisfy the set up time,  $T_{ASSL}$ , referenced to the falling edge of CLK. The address at MAO to MA8 are changed from row to column at the 3rd rising edge of CLK. The  $\overline{WE}$  output depends on  $R/\overline{W}$  input, controlled by neither CLK nor  $\overline{AS}$ , i.e., if  $R/\overline{W}$  changes from "H" to "L" in memory cycle ( $\overline{AS} =$  "L"),  $\overline{WE}$  is changed regardless of states of  $\overline{AS}$  and CLK. Therefore, Read-Modify-Write cycle can be executed. Refer to the "APPLICATION" section below.

The bank select (BS) must not change during  $\overline{AS} = "L"$  because the  $\overline{RAS}$ 's are controlled by BS. If BS were changed during  $\overline{AS} = "L"$ , the both  $\overline{RAS}$  ( $\overline{RAS}$ 0 and  $\overline{RAS}$ 1) would be selected during one memory access cycle. Refer to the Fig. 2.



#### **Refresh Mode;**

The MB 1422A provides two types of refresh modes as internal refresh mode and external refresh mode selected by MODE0/RESET. Both RAS0 and RAS1 are issued during refresh mode Both CAS0 and CAS1 are set "H" until completion of the refresh cycles.

The refresh addresses are provided by internal refresh counter on MA0 to MA8 before issuing RAS.

During refresh mode (both internal and external), RDY is set "L" to identify the MB 1422A is in refresh cycle.

When  $\overline{AS}$  is brought "L" during RDY = "L", the memory access (both Read and Write Cycle) is ignored and the MB 1422A executes  $\overline{RAS}$ -only refresh.

#### 1. Internal Refresh Mode;

The internal refresh mode is selected by  $MODE0/\overline{RESET}$  = "H" and executed by internal refresh request.

In the internal refresh mode, the refresh is automatically taken place by the specified period since internal refresh request signal is generated by the refresh time generator. The internal refresh will be completed within ten CLK cycles, therefore, the RDY remains "L" until ten CLK cycles. 2. External Refresh Mode;

The external refresh mode is selected by  $MODE0/\overline{RESET}$  = "L" and executed when the  $MODE1/\overline{REFQ}$  = "L" is strobed by the falling edge of CLK.

The external refresh will be completed within twelve CLK cycles after MODE1/ $\overline{RFRQ}$  = "L" is strobed by the falling of CLK. However, the RDY is kept "L" within ten CLK cycles. Because the first falling edge of CLK after MODE1/ $\overline{RFRQ}$  = "L" is used to check the status of  $\overline{AS}$  and the second falling edge is used to issue RDY signal.

If  $\overline{AS}$  = "L" is strobed by the first falling edge of CLK, the MB 1422A executes memory access (read or write) first and refresh mode.

#### Arbitration of memory access and refresh request;

The MB 1422A arbitrates memory access and refresh request, If refresh request, either external or internal, is strobed during memory access cycle, the MB 1422A executes memory access cycle first and refresh cycle. On the other hands, if memory access request is strobed during refresh mode the memory access request will be ignored until the end of refresh cycle.



## FUNCTIONAL TRUTH TABLE

ВС	READ/WRITE CYCLE		REFRESH CYCLE			<del>cs</del>	MAD to MAS	RAS0	CAS0	WE	
63	RAS0	RAS	1	RAS0	RAS1				RAS1	CAS1	
L	Valid	н					L		Valid		
н	н	Valic	ł	Valid			н		High-Z		
MODE0/RESET MODE1/			/RFRQ		[	Fu	nction				
	H L		Internal Refresh mode, CLK ≥ 15MHz*								
н н				Internal Refresh mode, CLK = 24 to 25 MHz**							
L RFRO				External refresh mode							

\*: For 8086 (5MHz) and 68000 (8MHz), the refresh is executed once in every 232 CLK cycles.

\*\*: For 8086 (8MHz) and 68000 (12.5MHz), the refresh is executed once in every 372 CLK cycles.

## DRAM INTERFACE

#### Addressing;

The MB 1422A is capable to address directly maximum 512K address with 256K DRAM. Fig. 3 shows the example of interfacing between MPU and MB 1422A for both 64K and 256K DRAM system. The DRAMs require address

set-up and hold times on both row and column addresses. The MB 1422A resolves such critical timing requirement. Fig. 4 shows an example of calculation of address set up and hold times.





#### Read/Write Command;

Since the  $\overline{WE}$  depends on  $R/\overline{W}$ , it must be taken a care to set-up and hold times for Read and Write command. Therefore,  $R/\overline{W}$  must be valid before  $\overline{CAS} = "L"$ , and  $R/\overline{W}$  must not be changed until Read or Write command hold time

has been satisfied except for read-modify-write cycle. Fig. 5 shows an example of calculation of Read/Write command set up times.



#### Initiallization;

In the single power supplied DRAM which has substrate bias generator, it is necessary  $200\mu s$  pause time to let substrate stable and after that eight dummy RAS cycles must be done for initiallization of internal dynamic circuitly.

Therefore, memory access is not executed correctly until the above pause time and eight dummy cycles have been satisfied. In the case of using internal refresh mode, eight  $\overline{AS}$ clocks or eight refresh cycles must be applied after 200 $\mu$ s pause time.

On the other hand, in the case of using external refresh mode eight refresh cycles (keeping MODE1/RFRQ = "L" until eight  $\overline{RAS}$  = "L" is detected) or eight  $\overline{AS}$  cycles must be applied.

#### Refresh;

The MB 1422A is capable of doing refresh mode for both 2ms/128 cycles and 4 ms/256 cycles.



## MPU INTERFACE

The MB 1422A is capable of interfacing with both 8086 and 6800. The examples of interfacing with these MPU's are shown in Fig. 6 and 7.





#### APPLICATION

#### Memory Access Cycle Time;

Since memory access cycle depends on  $\overline{\text{AS}}$ , the memory cycle time can be controlled by  $\overline{\text{AS}}$ . The minimum cycle



time can be calculated with Fig. 8.

#### Read-Modify-Write;

The MB 1422A provides a capable of read-modify-write and delayed write cycle by delayed write command input on  $R/\overline{W}$ .

Fig. 9 shows an example of write command on  $R/\overline{W}$  for read-modify-write cycle.





Refresh;

There are two ways for refreshing DRAM in the memory system as cycle steal (or distributed) refresh and burst refresh.

The MB 1422A provides both ways.

In the internal refresh mode, cycle steal refresh is taken place automatically without any external control circuit.

On the other hands, in the external refresh mode, both ways can be used by controlling MODE1/ $\overline{RFRQ}$  input.

### 1. Cycle Steal Refresh

The cycle steal refresh is taken place by the period divided required refresh period by required refresh cycle, i.e.,  $4ms/256 = 15.6\mu s$ , and the refresh request should be

applied at a period of  $15.6\mu$ s. In the external refresh mode the refresh period counter is necessary for this purpose.

#### 2. Burst Refresh

The burst refresh is taken place by doing refresh for all required refresh cycles continuously, i.e., the refresh request should be applied at a period of required refresh cycles. When MODE1/RFRQ is kept "L" through all refresh cycles (256 or 128), one refresh cycle will be completed within seven CLK cycles because next refresh request is strobed during the refresh cycle.

Fig. 10 shows an example of burst refresh cycle with keep  $MODE1/\overline{RFRQ} = "L"$  through the cycle.



#### **RDY Output;**

The MB 1422A issues ready signal to identify whether DRAM array is ready or not. The following cautions are necessary to send RDY to MPU.

- RDY must be sent only when the DRAM array is being accessed.
- RDY must be sent synchronously with MPU operation.
- RDY must be sent before MPU starts operation, and if RDY is issued during MPU operation, RDY must be held until the completion of current MPU operation and then sent to MPU.

The Fig. 11 shows an example of external circuit to send RDY to MPU.



In this case, both set up and hold times on READY of MPU must be satisfied.

## **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol		1 Junit		
i arameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	*V <sub>cc</sub>	4.5	5.0	5.5	v
Output High Current	I <sub>он</sub>	-	-	-3.3	mA
Output Low Current	I <sub>OL</sub>	-	_	10	mA
Ambient Temperature	T <sub>A</sub>	0	_	70	°C

\*: Referenced to GND

## DC CHARACTERISTICS

(Recommended Operation Conditions unless otherwise noted.)

Parameter		Sumbol		Value		11-:*	Conditions	
		Symbol	Min.	Тур.	Max.	Unit	Conditions	
Supply Currer	nt	I <sub>cc</sub>		88*	145	mA	V <sub>CC</sub> = 5.5V	
Input Low	Except for CLK and $\overline{CS}$		,		-200	μΑ	$V_{CC} = 5.5V_{c}$	
Current	CLK, CS	11			-400		V <sub>IN</sub> = 0.5V	
Input High Current		I <sub>IH1</sub>			20		V <sub>CC</sub> = 5.5V V <sub>IN</sub> = 2.4V	
		۱ <sub>1H2</sub>			100	μΑ	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 5.5V	
Input Clamp Voltage		V <sub>IC</sub>			-1.5	v	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = -18mA	
Output Low Voltage		V <sub>ol</sub>			0.5	v	V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = 10mA	
Output High \	Output High Voltage		2.4			v	V <sub>CC</sub> = 4.5V, I <sub>OH</sub> = -3.3mA	
Output Leakage Current (High-Z)		I <sub>oz</sub>	-100		100	μΑ	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 0.5V/2.4V	
Output Short Circuit Current		I <sub>os</sub>	-50	-100*	-200	mA	V <sub>CC</sub> = 5.5V, V <sub>OUT</sub> = 0V	
Input Low Voltage		VIL	-	_	0.8	V		
Input High Vo	oltage	V <sub>IH</sub>	2.0	-	-	v		

3

\*: All typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ 

## AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Baramatar	Sumbal				
Parameter	Symbol	Min.	Тур.	Max.	Unit
AS Low Set up Time to CLK	t <sub>ASSL</sub>	10			ns
FRRQ Low Set up Time to CLK	tRFRQS	10			ns
RFRO Low Hold Time to CLK	tRFRQH	10			ns
RFRQ High Set up Time to CLK	t <sub>REFSS</sub>	10			ns
AS High Set up Time to CLK	t <sub>ASSH</sub>	10			ns
BS Set up Time to CLK	t <sub>BSS</sub>	10			ns
BS Hold Time to AS	t <sub>BSH</sub>	10			ns
CLK High Time	t <sub>WP</sub>	15			ns
CLK Low Time	t <sub>wN</sub>	15			ns
Delay Time from CLK to RASn	t <sub>RASN</sub>		20	32	ns
Delay Time from AS to RASn	t <sub>ASRAS</sub>		18	30	ns
Delay Time from CLK to CASn	t <sub>CASN</sub>		37	52	ns
Delay Time from AS to CASn	tASCAS	1	36	53	ns
Delay Time from RAm to MAm	t <sub>RAMA</sub>		21	35	ns
Delay Time from CLK to MAm	t <sub>MAN</sub>		27	42	ns
Delay Time from CAm to MAm	t <sub>CAMA</sub>		21	35	ns
Delay Time from AS to MAm	<sup>t</sup> asma		23	39	ns
	twenl		16	25	ns
Delay Time from R/W to WE	twelh		17	28	ns
Delay Time from CLK to RASn	t <sub>RASRHL</sub>		24	36	ns
(Refresh cycle)	t <sub>RASRLH</sub>		25	37	ns
Delay Time from CLK to MAm (Refresh cycle)	t <sub>MAR</sub>		33	51	ns
Delay Time from CLK to RDY	t <sub>rdyhl</sub>		23	35	ns
(Refresh cycle)	t <sub>rdylh</sub>		21	32	ns
Address Enable Time from CS	t <sub>PZHMA</sub>		24	43	ns
Address Lilable Time Irolli CS	t <sub>pzlma</sub>		24	41	ns
WE Enable Time from CS	t <sub>PZHWE</sub>		24	43	ns
	t <sub>pzlwe</sub>		24	41	ns
$\overline{BAS}/\overline{CAS}$ Enable Time from $\overline{CS}$	t <sub>PZHRC</sub>		20	38	ns
	<sup>t</sup> pzlrc		23	41	ns
Address Disable Time from $\overline{CS}$	t <sub>PHZMA</sub>		36	56	ns
	t <sub>plzma</sub>		32	48	ns
WE Disable Time from CS	<sup>t</sup> phzwe		36	.56	ns
	t <sub>plzwe</sub>		32	48	ns
BAS/CAS Disable Time from CS	t <sub>PHZRC</sub>		33	48	ns
	t <sub>plzrc</sub>		23	39	ns
Column Address to CAS Set up Time	t <sub>ASC</sub>	0			ns
RAS Puls Width (Refresh cycle)	twras	150			ns
Delay Time from RAS to CAS	t <sub>RCA</sub>	25			ns
Row Address Hold Time	t <sub>RAH</sub>	20			ns

n; 0, 1

m; 0, 1, 2, 4, 5, 6, 7, 8

## AC CHARACTERISTICS TEST CONDITIONS



#### **Delay time calcuration**

When the load capacitance is different from the standard value shown above, the delay time is specified according to the following equation.

$$\begin{split} t_{pd(CL)} &= t_{pd(Std)} + 0.04 \text{ x} \bigtriangleup C_L, \bigtriangleup C_L = C_L - C_{L(Std)} \\ \text{Unit: } t_{pd} &= ns \\ C_L &= pF \end{split}$$

3







### APPLICATION FOR 1M DRAM

The Fujitsu MB 1422A is designed to refresh all nine bits of memory addresses (MAO to MA8). It can also, control 1M DRAMs by adding some external circuits.

Refer to the application circuits described below.



## PACKAGE DIMENSIONS





## PACKAGE DIMENSIONS



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	GND	15	RA5	29	MA5
2	RAO	16	CA5	30	MA4
3	CA0	17	RA6	31	MA3
4	RA1	18	CA6	32	MA2
5	CA1	19	RA7	33	MA1
6	RA2	20	CA7	34	VCC
7	CA2	21	RA8	35	MAO
8	RAS	22	CA8	36	CAS1
9	CA3	23	GND	37	CASO
10	MODE0/RESET	24	WE	38	RAS1
11	CLK	25	RDY	39	RAS0
12	GND	26	MA8	40	MODE1/RFRQ
13	RA4	27	MA7	41	R/W
14	CA4	28	MA6	42	AS
				43	BS
				44	CS

3

.