

General Description

The MAX9969 dual, low-power, high-speed, pin electronics driver/comparator with 35mA load IC includes, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. An additional differential comparator allows comparisons between the two channels. The driver features a wide voltage range and high-speed operation, includes highimpedance and active-termination (3rd-level drive) modes, and is highly linear even at low voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions, and differential outputs. The clamps provide damping of high-speed device-under-test (DUT) waveforms when the device is configured as a high-impedance receiver. The programmable load supplies up to 35mA of source and sink current. The load facilitates contact/continuity testing, at-speed parametric testing of IOH and IOL, and pullup of high-output-impedance devices. The MAX9969A features tighter matching of offset for the drivers and the comparators.

The MAX9969 provides high-speed, differential control inputs with optional internal termination resistors that are compatible with LVPECL, LVDS, and GTL. Flexible open-collector outputs with optional internal pullup resistors are available for the comparators. These features significantly reduce the discrete component count on the circuit board.

A 3-wire, low-voltage, CMOS-compatible serial interface programs the low-leakage, slew-rate limit, and tristate/terminate operational configurations of the MAX9969.

The MAX9969's operating range is -1.5V to +6.5V with power dissipation of only 1.4W per channel. The device is available in a 100-pin, 14mm x 14mm body, and 0.5mm pitch TQFP. An exposed 8mm x 8mm die pad on the top of the package facilitates efficient heat removal. The device is specified to operate with an internal die temperature of +60°C to +100°C, and features a die temperature monitor output.

Applications

High-Performance Mixed-Signal/ System-on-Chip ATE High-Performance Memory ATE

Features

- **♦** Low-Power Dissipation: 1.4W/Channel (typ)
- ♦ Greatly Reduced Power Penalty when Load Commutated
- ♦ High Speed: 1200Mbps at 3Vp-p and 1800Mbps at 1V_{P-P}
- ♦ Programmable 35mA Active-Load Current
- ♦ Low Timing Dispersion
- ♦ Wide -1.5V to +6.5V Operating Range
- **♦** Active Termination (3rd-Level Drive)
- ♦ Low-Leakage Mode: 15nA
- ♦ Integrated Clamps
- ♦ Integrated Differential Comparator
- ♦ Interfaces Easily with Most Logic Families
- **♦ Digitally Programmable Slew Rate**
- **♦ Internal Termination Resistors**
- ♦ Low Offset Error
- ♦ Pin Compatible with the MAX9967

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9969ADCCQ	0°C to +70°C	100 TQFP-EPR**
MAX9969AGCCQ*	0°C to +70°C	100 TQFP-EPR**
MAX9969ALCCQ	0°C to +70°C	100 TQFP-EPR**
MAX9969ARCCQ*	0°C to +70°C	100 TQFP-EPR**
MAX9969BDCCQ	0°C to +70°C	100 TQFP-EPR**
MAX9969BGCCQ*	0°C to +70°C	100 TQFP-EPR**
MAX9969BLCCQ	0°C to +70°C	100 TQFP-EPR**
MAX9969BRCCQ	0°C to +70°C	100 TQFP-EPR**

^{*}Future product—contact factory for availability.

Pin Configuration and Selector Guide appear at end of data sheet.

MIXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

^{**}EPR = Exposed pad reversed (TOP).

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	5.75V to +0.3V 0.3V to +16.75V
DUT_ to GND	
LDH_, LDL_ to GND	0.3V to +6V
DATA_, NDATA_, RCV_, NRCV_, LDEN_, NLDEN_ to GND DATA to NDATA . RCV to NRCV .	2.5V to +5V
LDEN_ to NLDEN	±1.5V
TDATA_, TRCV_, TLDEN_ to GND	2.5V to +5V
DATA_, NDATA_, to TDATARCV_, NRCV_, to TRCV	
LDEN_, NLDEN_ to TLDEN	
VCCO_ to GND SCLK, DIN, CS, RST to GND	0.3V to +5V 1V to +5V-
00211, 2111, 00, 1101 to 0112 11111111111111	

DHV_, DLV_, DTV_, CHV_, CLV_,	
COM_ to GND	2.5V to +7.5V
CPHV_ to GND	
CPLV_ to GND	3.5V to +6V
DHV_ to DLV	±10V
DHV_ to DTV	
DLV_ to DTV	±10V
CHV_ or CLV_ to DUT	±10V
CH_, NCH_, CL_, NCL_ to GND	
All Other Pins to GND(V _E	EE - 0.3V) to (V _{CC} + 0.3V)
TEMP Current	
DUT_ Short Circuit to -1.5V to +6.5V	Continuous
Continuous Power Dissipation ($T_A = +7$	70°C)
MAX9969CCQ (derate 167mW/°C	C above +70°C)13.3W*
Storage Temperature Range	65°C to +150°C
Junction Temperature	

^{*}Dissipation wattage values are based on still air with no heat sink. Actual maximum power dissipation is a function of heat extraction technique and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +60^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS MIN TYP		MAX	UNITS	
POWER SUPPLIES						
Positive Supply	Vcc		9.5	9.75	10.5	V
Negative Supply	VEE		-5.25	-4.75	-4.50	V
		$V_{LDH} = V_{LDL} = 0, R_L \ge 10M\Omega$		165	185	
Positive Supply Current (Note 2)	Icc	VLDH_ = VLDL_ = 3.5V, RL = 0, VCOM_ = 1.5V, load enabled, driver = high impedance		245	275	mA
		$V_{LDH} = V_{LDL} = 0, R_L \ge 10M\Omega$		-235	-260	
Negative Supply Current (Note 2)	lee	V _{LDH} = V _{LDL} = 3.5V, R _L = 0, V _{COM} = -1V, load enabled, driver = high impedance		-315	-350	mA
		$V_{LDH} = V_{LDL} = 0$		2.8	3.2	
Power Dissipation (Notes 2, 3)	PD	VLDH_ = VLDL_ = 3.5V, RL = 0, VCOM_ = 1.5V, load enabled, driver = high impedance		3.3	3.7	W
DUT_ CHARACTERISTICS						
Operating Voltage Range	V _{DUT}	(Note 4)	-1.5		+6.5	V
Leakage Current in High-Impedance Mode	I _{DUT}	LLEAK = 0; V _{DUT} = -1.5V, 0, +3V, +6.5V			±3	μΑ
Leakage Current in Low-Leakage Mode		LLEAK = 1; V _{DUT} = -1.5V, 0, +3V, +6.5V			±15	nA

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75 \text{V}, V_{EE} = -4.75 \text{V}, V_{CCO} = +2.5 \text{V}, \text{SC1} = \text{SC0} = 0, V_{CPHV} = +7.2 \text{V}, V_{CPLV} = -2.2 \text{V}, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
0 1: 10 ::		Driver in term mode (DUT_ = DTV_)		3	5	_
Combined Capacitance	C _{DUT}	Driver in high-impedance mode		5	6	pF
Low-Leakage Enable Time		(Notes 5, 6)		20		μs
Low-Leakage Disable Time		(Notes 6, 7)		0.1		μs
Low-Leakage Recovery		Time to return to the specified maximum leakage after a 3V, 4V/ns step at DUT_ (Note 7)		4		μs
LEVEL PROGRAMMING INPUT	S (DHV_, DLV	_, DTV_, CHV_, CLV_, CPHV_, CPLV_, COM	I_, LDH_, L	DL_)		
Input Bias Current	I _{BIAS}	MAX9969_RCCQ			±25	μΑ
Settling Time		To 0.1% of full scale change (Note 7)		1		μs
DIFFERENTIAL CONTROL INP	UTS (DATA_, N	NDATA_, RCV_, NRCV_, LDEN_, NLDEN_)				
Input High Voltage	VIH		0		3.5	V
Input Low Voltage	V _{IL}		-0.2		+3.1	V
		Between differential inputs	±0.15		±1.00	
Differential Input Voltage	VDIFF	Between a differential input and its termination voltage (Note 7)			±1.9	V
Input Bias Current		MAX9969_DCCQ, MAX9969_RCCQ			±25	μΑ
Input Termination Voltage	VTDATA_ VTRCV_ VTLDEN_	MAX9969_GCCQ, MAX9969_LCCQ and MAX9969_RCCQ	0		+3.5	V
Input Termination Resistor		MAX9969_GCCQ, MAX9969_LCCQ, and MAX9969_RCCQ between signal and corresponding termination voltage input	47.5		52.5	Ω
SINGLE-ENDED CONTROL INP	UTS (CS, SCL	K, DIN, RST)	-			
Internal Threshold Reference	VTHRINT		1.05	1.25	1.45	V
Internal Reference Output Resistance	Ro			20		kΩ
External Threshold Reference	V _{THR}		0.43		1.73	V
Input High Voltage	VIH		V _{THR} + 0.2		3.5	V
Input Low Voltage	VIL		-0.1		V _{THR} - 0.2	V
Input Bias Current	IB				±25	μΑ
SERIAL INTERFACE TIMING (F	igure 5)					
SCLK Frequency	fsclk				50	MHz
SCLK Pulse-Width High	tсн		8			ns
SCLK Pulse-Width Low	t _{CL}		8			ns
CS Low to SCLK High Setup	tcsso		3.5			ns
CS High to SCLK High Setup	tCSS1		3.5			ns



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75 \text{V}, V_{EE} = -4.75 \text{V}, V_{CCO} = +2.5 \text{V}, SC1 = SC0 = 0, V_{CPHV} = +7.2 \text{V}, V_{CPLV} = -2.2 \text{V}, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85 ^{\circ}\text{C}, unless otherwise noted.} \\ \text{All temperature coefficients are measured at } T_{J} = +60 ^{\circ}\text{C to} +100 ^{\circ}\text{C}, unless otherwise noted.} \\ \text{(Note 1)}$

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
SCLK High to CS High Hold	tCSH1			3.5			ns
DIN to SCLK High Setup	t _{DS}			3.5			ns
DIN to SCLK High Hold	tDH			3.5			ns
CS Pulse Width High	tcswh			20			ns
TEMPERATURE MONITOR (TEM	P)						
Nominal Voltage		T _J = +70°C, R _L ≥ 10Ms	Ω		3.33		V
Temperature Coefficient					+10		mV/°C
Output Resistance					20		kΩ
DRIVERS (Note 8)							
DC OUTPUT CHARACTERISTICS	(R _L ≥ 10MΩ)						
DHV_, DLV_, DTV_,	Vas	At DUT_ with V _{DHV_} , V _{DTV_} , V _{DLV_}	MAX9969A			±15	- mV
Output Offset Voltage	Vos	independently tested at +1.5V	MAX9969B			±100	IIIV
DHV_, DLV_, DTV_, Output Offset Temperature Coefficient					+200		μV/°C
DHV_, DLV_, DTV_, Gain	Av	Measured with V _{DHV} , and V _{DTV} at 0 and 4.5		0.960		1.001	V/V
DHV_, DLV_, DTV_, Gain Temperature Coefficient					-50		ppm/°C
		V _{DUT} = 1.5V, 3V (Note	e 9)			±5	.,
Linearity Error		Full range (Notes 9, 10)			±15	mV
DHV_ to DLV_ Crosstalk		V _{DLV} = 0; V _{DHV} = 20	00mV, 6.5V			±2	mV
DLV_ to DHV_ Crosstalk		V _{DHV} = 5V; V _{DLV} = -	1.5V, +4.8V			±2	mV
DTV_ to DLV_ and DHV_ Crosstalk		$V_{DHV} = 3V; V_{DLV} = 0$ $V_{DTV} = -1.5V, +6.5V$);			±2	mV
DHV_ to DTV_ Crosstalk		V _{DTV} _ = 1.5V; V _{DLV} _ =	0; V _{DHV} = 1.6V, 3V			±2	mV
DLV_ to DTV_ Crosstalk		V _{DTV} _ = 1.5V; V _{DHV} _ =				±2	mV
DHV_, DTV_, DLV_ DC Power-Supply Rejection Ratio	PSRR	(Note 11)				±18	mV/V
Maximum DC Drive Current	I _{DUT} _			±40		±80	mA
DC Output Resistance	R _{DUT} _	I _{DUT} = ±30mA (Note	12)	49	50	51	Ω
		$I_{DUT} = \pm 1 \text{mA}, \pm 8 \text{mA}$	·	İ	0.5	1	
DC Output Resistance Variation	_RDUT_	$I_{DUT} = \pm 1 \text{mA}, \pm 8 \text{mA},$	±15mA, ±40mA		0.75	1.5	Ω
DYNAMIC OUTPUT CHARACTER	ISTICS (Z _L =						
AC Drive Current				±80			mA
		V _{DLV} = 0, V _{DHV} = 0.	1V		15	22	
Drive-Mode Overshoot		V _{DLV} = 0, V _{DHV} = 1\	/		110	130	mV
	Ì	V _{DLV} = 0, V _{DHV} = 3\			210	370]

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C, unless otherwise noted. All temperature coefficients are measured at <math>T_{J} = +60^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
		$V_{DLV} = 0, V_{DHV} = 0.$	1V		4	11	
Drive-Mode Undershoot		V _{DLV} = 0, V _{DHV} = 1\	/		20	65	mV
		V _{DLV} = 0, V _{DHV} = 3\	/		30	11	
Term-Mode Overshoot		(Note 12)	$V_{DUT} = 1.0V_{P-P},$ $t_{R} = t_{F} = 250ps$ 10% to 90%		60	150	m\/
Term-iviode Overshoot			$V_{DUT} = 3.0V_{P-P},$ $t_{R} = t_{F} = 500ps$ 10% to 90%		0		- mV
Torm Made Child		$V_{DHV} = V_{DTV} = 1V, V$	/ _{DLV} _ = 0		180	250	m\/
Term-Mode Spike		$V_{DLV_{-}} = V_{DTV_{-}} = 0, V_{DHV_{-}} = 1V$ 180		250	mV		
M 1 0 1		V _{DLV} = -1.0V, V _{DHV}	= 0	100 250			.,
High-Impedance Mode Spike		V _{DLV} = 0, V _{DHV} = 1\			100		mV
Settling Time to within 25mV		3V step (Note 14)			4		ns
Settling Time to within 5mV		3V step (Note 14)			40		ns
TIMING CHARACTERISTICS (ZL	= 50 Ω) (Note	15)					
Prop Delay, Data to Output	t _{PDD}			1.5	1.7	2.0	ns
Prop Delay Match, tLH vs. tHL		3V _{P-P}			±40	±80	ps
Prop Delay Match, Drivers within Package		(Note 16)			40		ps
Prop Delay Temperature Coefficient					+1.6		ps/°C
		0.2V _{P-P} , 40MHz,	MAX9969_DCCQ		±70		
		0.6ns to 24.4ns pulse width, relative to 12.5ns pulse width	MAX9969_GCCQ MAX9969_LCCQ MAX9969_RCCQ		±25	±50	
		4)/ 401411 0 0	MAX9969_DCCQ		±70		
Bron Dolay Change ve		1V _{P-P} , 40MHz, 0.6ns to 24.4ns pulse width, relative to 12.5ns pulse width	MAX9969_GCCQ MAX9969_LCCQ MAX9969_RCCQ		±25	±50	
Prop Delay Change vs. Pulse Width		2)/2 2 40MHz 0 022	MAX9969_DCCQ		±80		ps
. 2.35 (1)341		3V _{P-P} , 40MHz, 0.9ns to 24.1ns pulse width, relative to 12.5ns pulse width	MAX9969_GCCQ MAX9969_LCCQ MAX9969_RCCQ		±35	±60	
		$5V_{P-P}, Z_{L} = 500\Omega,$	MAX9969_DCCQ		±100		1
		40MHz, 1.4ns to 23.6ns pulse width, relative to 12.5ns pulse width	MAX9969_GCCQ MAX9969_LCCQ MAX9969_RCCQ		±100		



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +60^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	C	CONDITIONS	MIN	TYP	MAX	UNITS
Prop Delay Change vs. Common-Mode Voltage		V _{DHV} - V _{DLV} =	1V, V _{DHV} = 0 to 6V		50	75	ps
Prop Delay, Drive to High Impedance	[†] PDDZ	V _{DHV} _ = 1.0V, V _I	DLV_ = -1.0V, V _{DTV_} = 0	2.0	2.3	2.6	ns
Prop Delay, High Impedance to Drive	tPDZD	V _{DHV} _ = 1.0V, V _I	V _{DHV} _ = 1.0V, V _{DLV} _ = -1.0V, V _{DTV} _ = 0		3.4	3.9	ns
Prop Delay Match, tpDDZ vs. tpDZD				-1.3	-1.1	-0.9	ns
Prop Delay Match, tPDDZ vs. tLH				0.4	0.6	0.8	ns
Prop Delay, Drive to Term	tpddt	$V_{DHV} = 3V, V_{DL}$	$V_{-} = 0, V_{DTV_{-}} = 1.5V$	1.7	2.0	2.3	ns
Prop Delay, Term to Drive	tPDTD	$V_{DHV} = 3V, V_{DL}$	_v_ = 0, V _{DTV} _ = 1.5V	2.0	2.3	2.7	ns
Prop Delay Match, tpDDT vs. tpDTD				0.5	0.3	0.1	ns
Prop Delay Match, tPDDT vs. tLH				0.1	0.3	0.5	ns
DYNAMIC PERFORMANCE (Z _L =	50 Ω)						
		0.2V _{P-P} , 10% to	90%	300	350	400	
Diagonal Fall Times		1V _{P-P} , 10% to 90%		330	390	450	
Rise and Fall Time	t _R , t _F	3V _{P-P} , 10% to 90)%	500	650	750	ps
		5V _{P-P} , Z _L = 500 9	Ω, 10% to 90%	800	1000	1200	
Rise and Fall Time Match	t _R vs. t _F	3V _{P-P} , 10% to 90)%		±50		ps
SC1 = 0, SC0 = 1 Slew Rate		Percent of full sp 3V _{P-P} , 20% to 80	peed (SC0 = SC1 = 0), 0%	63	70	77	%
SC1 = 1, SC0 = 0 Slew Rate		Percent of full sp 3V _{P-P} , 20% to 80	peed (SC0 = SC1 = 0), 0%	40	47	55	%
SC1 = 1, SC0 = 1 Slew Rate		Percent of full sp 3V _{P-P} , 20% to 80	peed (SC0 = SC1 = 0),	18	25	32	%
			0.2V _{P-P}		550		
	:	(1)	1V _{P-P}		550	630	
Minimum Pulse Width		(Note 17)	3V _{P-P}		850	1000	ps
			$5V_{P-P}$, $Z_L = 500Ω$		1300		
			0.2V _{P-P}		1800		
			1V _{P-P}		1800		
Data Rate		(Note 18)	3V _{P-P}		1200		Mbps
			$5V_{P-P}$, $Z_L = 500Ω$		800		
Dynamic Crosstalk		(Note 19)	-		12		mV _{P-P}
Rise and Fall Time, Drive to Term	t _{DTR} , t _{DTF}	V _{DHV} = 3V, V _{DL} 10% to 90%, Fig	_v_ = 0, V _{DTV} _ = 1.5V, ure 1a (Note 20)	0.6	1.0	1.3	ns
Rise and Fall Time, Term to Drive	t _{TDR} , t _{TDF}	V _{DHV} = 3V, V _{DL} 10% to 90%, Fig	_v_ = 0, V _{DTV} _ = 1.5V, ure 1b (Note 20)	0.6	1.0	1.3	ns

__ /N/XI/N

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75 \text{V}, V_{EE} = -4.75 \text{V}, V_{CCO} = +2.5 \text{V}, \text{SC1} = \text{SC0} = 0, V_{CPHV} = +7.2 \text{V}, V_{CPLV} = -2.2 \text{V}, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	cc	ONDITIONS	MIN	TYP	MAX	UNITS
COMPARATORS (Note 8)							I
DC CHARACTERISTICS							
Input Voltage Range	VIN	(Note 4)		-1.5		+6.5	V
Differential Input Voltage	V _{DIFF}			±8			V
Hysteresis	V _{HYST}				0		mV
Input Offset Voltage	Vos	V _{DUT} _ = 1.5V	MAX9969A MAX9969B			±20 ±100	mV
Input Offset Voltage Temperature Coefficient			-		±10		μV/°C
Common-Mode Rejection Ratio	CMRR	$V_{DUT} = -1.5V, +6$	5.5V (Note 21)		±0.25	±2	mV/V
Linearity Error		(Note 10)	$V_{DUT} = 1.5V, 3V$ $V_{DUT} = -1.5V, +6.5V$			±3 ±10	mV
Power-Supply Rejection Ratio	PSRR	V _{DUT} _ = 1.5V (Not	te 11)		±0.035	±2	mV/V
AC CHARACTERISTICS (Note 22)	•						•
Bandwidth		Term mode, $t_R = t_R$	F = 150ps	2	3		GHz
Bariawiatri		High-impedance r	mode	0.65	0.75		GHZ
		(1)	MAX9969_LCCQ and MAX9969_RCCQ		500	650	
Minimum Pulse Width	tpw(MIN)	(Note 23)	MAX9969_DCCQ and MAX9969_GCCQ		600		ps
Prop Delay	t _{PDL}			1.0	1.3	1.6	ns
Prop Delay Temperature Coefficient					+1.7		ps/°C
Prop Delay Match, High/Low vs. Low/High					±10	±50	ps
Prop Delay Match High vs. Low Comparator					±50		ps
Prop Delay Match, Comparators within Package		(Note 16)			±80		ps
Prop Delay Dispersion vs. Common-Mode Input		V _{CHV} = V _{CLV} = - (Note 24)	-1.4V to +6.4V		40	60	ps
Prop Delay Dispersion vs.		V _{CHV} = V _{CLV} = 0 V _{DUT} = 1V _{P-P} , t _R 10% to 90% relativ			±40	±60	
Overdrive		V _{CHV} = V _{CLV} = 4 V _{DUT} = 0.2V _{P-P} , 1 10% to 90% relativ			±40	±60	- ps
Prop Delay Dispersion vs. Pulse Width		0.6ns to 24.4ns pu 12.5ns pulse width	ulse width, relative to		±30	±50	ps



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +60^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
Prop Delay Dispersion vs. Slew Rate		0.5V/ns to 6V/ relative to 4V/		±30	±60	ps	
		-	P-P, $t_R = t_F = 250$ ps, elative to timing at 50% point,		±40	±60	
Waveform Tracking 10% to 90%			P-P, $t_R = t_F = 250ps$, elative to timing at 50% point, ce mode		±190	±250	ps
		-	P, t _R = t _F = 500ps, elative to timing at 50% point, ce mode		±150	±200	
DUT_ Slew-Rate Tracking		Term mode			6		V/ns
		High-impedar	nce mode		5		7/110
LOGIC OUTPUTS (CH_, NCH_, C				1 -			
V _{CCO} _ Voltage Range	Vvcco_			0		3.5	V
V _{CCO} _ Current	lvcco_		137		32		mA
Output Low Voltage Compliance			ERM, and VCCO_	0.4	-0.5		V
Output High Current	IOH	 	CQ, MAX9969_GCCQ	-0.1	•	+0.3	mA
Output Low Current	l _{OL}		CQ, MAX9969_GCCQ	7.0	8		mA
Output Current Swing			CQ, MAX9969_GCCQ	7.6		8.4	mA
Output High Voltage	V _{OH}		= I _{CL} _ = I _{NCL} _ = 0, CQ, MAX9969_RCCQ	VCCO_ - 0.05	V _{CCO} _ - 0.005	V _{CCO} _ + 0.01	V
Output Low Voltage	V _{OL}		= I _{CL} _ = I _{NCL} _ = 0, CQ, MAX9969_RCCQ		V _{CCO} _ - 0.4		٧
Output Voltage Swing			= I _{CL} _ = I _{NCL} _ = 0, CQ, MAX9969_RCCQ	380	400	420	mV
Output Termination Resistor	R _{TERM}		measurement from V _{CCO} to CL_, NCL_, MAX9969_LCCQ, CQ	48		52	Ω
Differential Rise and Fall Times	t _R , t _F	20% to 80%	MAX9969_DCCQ, MAX9969_GCCQ, RTERM = 50Ω at end of line		240		ps
			MAX9969_LCCQ, MAX9969_RCCQ		190	230	
CLAMPS							
High Clamp Input Voltage Range	V _{CPH} _			0		+7.5	V
Low Clamp Input Voltage Range	V _{CPL}			-2.5		+5.0	V
Clamp Offset Voltage	Vos		DUT_ = 1mA, V _{CPHV} _ = 0			±100	mV
		At DUI_ with I	DUT_ = -1mA, VCPLV_ = 0			±100	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +60^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
Offset-Voltage Temperature Coefficient					±250		μV/°C
Clamp Power-Supply	DODD	(Note 11)	$I_{DUT} = 1mA,$ $V_{CPHV} = 0$		±10		ma\//\/
Rejection Ratio	PSRR	(Note 11)	$I_{DUT} = -1mA,$ $V_{CPLV} = 0$		±10		mV/V
Voltage Gain	Av		•	0.960		1.005	V/V
Voltage-Gain Temperature Coefficient					-30		ppm/°C
Clamp Linearity		I_{DUT} = 1mA, V_{CPLV} V_{CPHV} = 0 to 6.5V	_ = -1.5V,		±10		mV
Clamp Lineanty		I_{DUT} = -1mA, V_{CPHV} V_{CPLV} = -1.5V to +5	- '		±10		IIIV
Short-Circuit Output Current	ISCDUT_	VCPHV_ = 0, VCPLV_ VDUT_ = 6.5V	= -1.5V,	40		80	mA
Short-circuit Guiput Guirent	150001_	V _{CPHV} = 6.5V, V _{CPL} V _{DUT} = -1.5V	_V _ = 5V,	-80		-40	1117 (
Clamp DC Impedance	Rout	V _{CPHV} = 3V, V _{CPLV} = 0, I _{DUT} = ±5mA and ±15mA		50		55	Ω
Clama DC Impadance Variation		V _{CPHV} = 2.5V; V _{CPL} I _{DUT} = 10mA, 20mA			1.5		Ω
Clamp DC Impedance Variation		VCPHV_ = 6.5V; VCPL IDUT_ = -10mA, -20m			1.5		22
ACTIVE LOAD (V _{COM} _ = 1.5V, R _I	> 1MΩ, driv	er in high-impedance	mode unless otherwis	e noted)			
COM_ Voltage Range	V _{COM} _			-1		+6	V
Differential Voltage Range		V _{DUT_} - V _{COM_}		-7.5		+7.5	V
COM_ Offset Voltage	Vos	ISOURCE = ISINK = 20)mA			±100	mV
Offset-Voltage Temperature Coefficient					+100		μV/°C
COM_ Voltage Gain	Av	$V_{COM} = 0, 4.5V; Isc$	OURCE = ISINK = 20mA	0.98		1.00	V/V
Voltage-Gain Temperature Coefficient					-10		ppm/°C
COM_ Linearity Error		V _{COM} = -1V, +6V; I _{SOURCE} = I _{SINK} = 20)mA		±3	±15	mV
COM_ Output Voltage Power-Supply Rejection Ratio	PSRR	V _{COM} = 2.5V, I _{SOURCE} = I _{SINK} = 20)mA			±10	mV/V



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +60^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS	
Output Resistance, Sink or Source	Ro	V _{DUT} = 3V, 6.5V with V _{COM} = -1V and V _{DUT} = -1.5V, +2V	ISOURCE = ISINK = 35mA ISOURCE =	30			kΩ	
		with V _{COM} = 6V	ISINK = 1mA	500				
Output Resistance, Linear Region	Ro	I _{DUT} = ±33.25mA, I _{SOURCE} = I _{SINK} = 35m V _{COM} = 2.5V verfied I			11	15	Ω	
Deadband		V _{COM} _ = 2.5V, 95% I _S	OURCE to 95% ISINK		700	800	mV	
SOURCE CURRENT (V _{DUT} = 4.5	V)							
Maximum Source Current		V _{LDL} = 3.8V		36		40	mA	
Source Programming Gain	ATC	V _{LDL} = 0.2V, 3V; V _{LDI}	⊣_ = 0.1V	9.75	10	10.25	mA/V	
Source Current Offset (Combined Offset of LDL_ and GS)	los	V _{LDL} = 200mV		-1000		0	μΑ	
Source-Current Temperature Coefficient		ISOURCE = 35mA			-15		μΑ/°C	
Source-Current Power-Supply	DODD	ISOURCE = 25mA				±60	4.07	
Rejection Ratio	PSRR	ISOURCE = 35mA				±84	μA/V	
Source Current Linearity		(Note 25)	V _{LDL} = 100mV, 1V, 2.25V			±60	μΑ	
ĺ			V _{LDL} = 3V			±130		
SINK CURRENT (V _{DUT} = -1.5V)				•				
Maximum Sink Current		V _{LDH} _ = 3.8V		-40		-36	mA	
Sink Programming Gain	ATC	V _{LDH} _ = 0.2V, 3V; V _{LD}	L_ = 0.1V	-10.25	-10	-9.75	mA/V	
Sink-Current Offset (Combined Offset of LDH_ and GS)	I _{OS}	V _{LDH} _ = 200mV		0		1000	μΑ	
Sink-Current Temperature Coefficient		I _{SINK} = 35mA			+8		μΑ/°C	
Sink-Current Power-Supply	PSRR	I _{SINK} = 25mA				±60	/	
Rejection Ratio	PSRR	ISINK = 35mA				±84	μΑ/V	
Sink-Current Linearity		(Note 25)	V _{LDH} _ = 100mV, 1V, 2.25V			±60	μΑ	
•			V _{LDH} _ = 3V			±130		
GROUND SENSE			•	-				
GS Voltage Range	V _G S	Verified by GS commo	n-mode error test	±250			mV	
000		V _{DUT} = -1.5V, V _{GS} = : V _{LDH} - V _{GS} = 0.2V	±250mV,			±20		
GS Common-Mode Error		V _{DUT} = +4.5V, V _G S = V _{LDL} - V _G S = 0.2V	±250mV,			±20	μΑ	
GS Input Bias Current		$V_{GS} = 0$				±25	μΑ	
	i	L		1			L	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +60^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CON	MIN	TYP	MAX	UNITS			
AC CHARACTERISTICS ($Z_L = 50\Omega$ to GND)									
Frable Time		(N. 1. 00)	ISOURCE = 10mA, V _{COM} _ = -1V	3	3.5	4	- ns		
Enable Time	tEN	(Note 26)	I _{SINK} = 10mA, V _{COM} = 1V	3	3.5	4			
Disable Time	t _{DIS} (Note 26)	(Note 26)	ISOURCE = 10mA, VCOM_ = 1V	1.7	2	2.3	- ns		
Disable Time		(Note 26)	ISINK = 10mA, VCOM_ = -1V	1.7	2	2.3			
		ISOURCE = ISINK =	To 10%		15				
Current Settling Time on		1mA (Note 27)	To 1.5%		50		200		
Commutation		ISOURCE = ISINK =	To 10%		3	5	ns		
		20mA (Note 27)	To 1.5%		15	•			
Spike During Enable/Disable Transition		ISOURCE = ISINK = 35mA, VCOM_ = 0			200	300	mV		

- **Note 1:** All minimum and maximum DC and driver 3V rise- and fall-time test limits are 100% production tested. All other test limits are guaranteed by design. Tests are performed at nominal supply voltages, unless otherwise noted.
- Note 2: Total for dual device at worst-case setting.
- Note 3: Does not include above ground internal dissipation of the comparator outputs. Additional power dissipation is typically (32mA x VVCCO)
- Note 4: Externally forced voltages may exceed this range provided that the Absolute Maximum Ratings are not exceeded.
- Note 5: Transition time from LLEAK being asserted to leakage current dropping below specified limits.
- Note 6: Based on simulation results only.
- Note 7: Transition time from LLEAK being deasserted to output returning to normal operating mode.
- Note 8: With the exception of offset and gain/CMRR tests, reference input values are calibrated for offset and gain.
- Note 9: Specifications measured at the endpoints of the full range. Full range is $-1.3V \le V_{DHV} \le +6.5V$, $-1.5V \le V_{DLV} \le +6.3V$, $-1.5V \le V_{DTV} \le +6.5V$.
- Note 10: Relative to straight line between 0 and 4.5V.
- Note 11: Change in offset voltage with power supplies independently set to their minimum and maximum values.
- **Note 12:** Nominal target value is 50Ω . Contact factory for alternate trim selections within the 45Ω to 51Ω range.
- **Note 13:** $V_{DTV} = \text{midpoint of voltage swing, } R_S = 50\Omega$. Measurement is made using the comparator.
- Note 14: Measured from the crossing point of DATA_ inputs to the settling of the driver output.
- **Note 15:** Prop delays are measured from the crossing point of the differential input signals to the 50% point of the expected output swing. Rise time of the differential inputs DATA_ and RCV_ are 250ps (10% to 90%).
- Note 16: Rising edge to rising edge or falling edge to falling edge.
- Note 17: Specified amplitude is programmed. At this pulse width, the output reaches at least 90% of its nominal (DC) amplitude. The pulse width is measured at DATA_.
- **Note 18:** Specified amplitude is programmed. Maximum data rate is specified in transitions per second. A square wave that reaches at least 90% of its programmed amplitude may be generated at one-half of this frequency.
- Note 19: Crosstalk from either driver to the other. Aggressor channel is driving $3V_{P-P}$ into a 50Ω load. Victim channel is in term mode with $V_{DTV_-} = +1.5V$.
- **Note 20:** Indicative of switching speed from DHV_ or DLV_ to DTV_ and DTV_ to DHV_ or DLV_ when $V_{DLV} < V_{DTV} < V_{DHV}$. If $V_{DTV} < V_{DLV}$ or $V_{DTV} > V_{DHV}$, switching speed is degraded by a factor of approximately 3.
- Note 21: Change in offset voltage over the input range.



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CCO} = +2.5V, SC1 = SC0 = 0, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V, V_{LDH} = V_{LDL} = 0, V_{GS} = 0, T_{J} = +85^{\circ}C$, unless otherwise noted. All temperature coefficients are measured at $T_{J} = +60^{\circ}C$ to $+100^{\circ}C$, unless otherwise noted.) (Note 1)

- Note 22: Unless otherwise noted, all propagation delays are measured at 40MHz, V_{DUT} = 0 to +1V, V_{CHV} = V_{CLV} = +0.5V, t_R = t_F = 250ps, Z_S = 50Ω, driver in term mode with V_{DTV} = +0.5V. Comparator outputs are terminated with 50Ω to 1.25V and V_{CCO} = 2.5V. Measured from V_{DUT} crossing calibrated CHV_/CLV_ threshold to crossing point of differential outputs.
- **Note 23:** At this pulse width, the output reaches at least 90% of its DC voltage swing. The pulse width is measured at the crossing points of the differential outputs.
- **Note 24:** $V_{DUT} = 200 \text{mV}_{P-P}$. Overdrive = 100 mV.
- Note 25: Relative to segmented interpolations between 200mV, 2V, 2.5V, and 3.5V.
- Note 26: Measured from crossing of LDEN_ inputs to the 50% point of the output current change.
- Note 27: V_{COM} = 1V, R_S = 50Ω, driving voltage = 1.55V to 0.45V transition and 0.45V to 1.55V transition (at 1mA) or +2.5V to -0.5V transition and -0.5V to +2.5V transition (at 20mA). Settling time is measured from V_{DUT} = 1V to I_{SINK}/I_{SOURCE} settling within specified tolerance.





Figure 1. Drive-to-Term and Term-to-Drive Rise and Fall Times


Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


DRIVER SMALL-SIGNAL RESPONSE




DRIVER LARGE-SIGNAL RESPONSE




DRIVER LARGE-SIGNAL RESPONSE INTO 500 Ω




DRIVER 1V 600Mbps SIGNAL RESPONSE




DRIVER 1V 1800Mbps Signal Response




DRIVER 3V 400Mbps SIGNAL RESPONSE




DRIVER 3V 1200Mbps SIGNAL RESPONSE



DRIVER DYNAMIC CURRENT-LIMIT RESPONSE




DRIVER 3V TRAILING-EDGE TIMING ERROR vs. PULSE WIDTH





Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Typical Operating Characteristics (continued)



























-35

Dual, Low-Power, 1200Mbps ATE Driver/Comparator with 35mA Load

Typical Operating Characteristics (continued)




10


PULSE WIDTH (ns)


NORMALIZED AT PW = 12.5ns


15


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$













EXTERNAL LOAD = 50Ω



t = 5ns/div

HIGH IMPEDANCE


IDUT_ = 10mA/div



ACTIVE-LOAD ENABLE

 V_{DUT} = 0 TO 1V SQUARE WAVE R_S = 10Ω V_{CPLV} = -0.1V, V_{CPHV} = +1.1V






16 _______/II/IXI/VI

Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


NIXIN





Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$












Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



A: $V_{DUT} = V_{DTV} = 1.5V$, $V_{DHV} = 3V$, $V_{DLV} = 0$ $V_{CHV} = V_{CLV} = 0$, $V_{CPHV} = 7.2V$, $V_{CPLV} = -2.2V$ V_{LDH} = V_{LDL} = 0, I_{SOURCE} = I_{SINK} = 0 B: SAME AS A EXCEPT DRIVER DISABLED HIGH-Z


V_{CC} (V)

- AND LOAD ENABLED
- C: SAME AS B EXCEPT ISOURCE = ISINK = 35mA, $V_{COM} = 1.5V, RL = 0$
- D: SAME AS C EXCEPT LOW-LEAKAGE MODE ASSERTED




- B: SAME AS A EXCEPT DRIVER DISABLED HIGH-Z AND LOAD ENABLED
- C: SAME AS B EXCEPT ISOURCE = ISINK = 35mA, $V_{COM} = -1V$, $R_L = 0$ D: SAME AS C EXCEPT LOW-LEAKAGE MODE ASSERTED

ICC vs. TEMPERATURE



IEE VS. TEMPERATURE



Pin Description

PIN	NAME	FUNCTION
1	TEMP	Temperature Monitor Output
2, 9, 12, 14, 17, 24, 35, 45, 46, 60, 80, 81, 91	VEE	Negative Power-Supply Input
3, 5, 10, 16, 21, 23, 25, 34, 43, 44, 82, 83, 92	GND	Ground Connection
4, 11, 15, 22, 33, 41, 42, 66, 84, 85, 93	Vcc	Positive Power-Supply Input
6, 8, 18, 20, 50, 76	N.C.	No Connection. Do not connect.
7	DUT1	Channel 1 DUT Input/Output. Combined I/O for driver, comparator, clamp, and load.
13	GS	Ground Sense. GS is the ground reference for LDH_ and LDL
19	DUT2	Channel 2 DUT Input/Output. Combined I/O for driver, comparator, clamp, and load.
26	CLV2	Channel 2 Low-Comparator Reference Input
27	CHV2	Channel 2 High-Comparator Reference Input
28	DLV2	Channel 2 Driver-Low Reference Input
29	DTV2	Channel 2 Driver-Termination Reference Input
30	DHV2	Channel 2 Driver-High Reference Input
31	CPLV2	Channel 2 Low-Clamp Reference Input
32	CPHV2	Channel 2 High-Clamp Reference Input
36	NCH2	Channel 2 High-Comparator Output. Differential output of channel 2 high comparator.
37	CH2	Charmer 2 High-Comparator Output. Differential output of charmer 2 high comparator.
38	V _C CO2	Channel 2 Collector Voltage Input. Voltage input for channel 2 comparator output termination resistors. Provides pullup voltage and current for the output termination resistors. Not internally connected for versions without internal termination resistors.
39	NCL2	Channel 2 Comparator Law Output Differential output of channel 2 law comparator
40	CL2	Channel 2 Comparator Low Output. Differential output of channel 2 low comparator.
47	COM2	Channel 2 Active-Load Commutation-Voltage Reference Input

Pin Description (continued)


PIN	NAME	FUNCTION
48	LDL2	Channel 2 Active-Load Source-Current Reference Input
49	LDH2	Channel 2 Active-Load Sink-Current Reference Input
51	TDATA2	Channel 2 Data-Termination Voltage Input. Termination voltage input for the DATA2 and NDATA2 differential inputs. Not internally connected on versions without internal termination resistors.
52	NDATA2	Channel 2 Multiplexer Control Inputs. Differential controls DATA2 and NDATA2 select driver 2's
53	DATA2	input from DHV2 or DLV2. Drive DATA2 above NDATA2 to select DHV2. Drive NDATA2 above DATA2 to select DLV2.
54	TRCV2	Channel 2 RCV Termination Voltage Input. Termination voltage input for the RCV2 and NRCV2 differential inputs. Not internally connected on versions without internal termination resistors.
55	NRCV2	Channel 2 Multiplexer Control Inputs. Differential controls RCV2 and NRCV2 place channel 2 in receive mode. Drive RCV2 above NRCV2 to place channel 2 into receive mode. Drive NRCV2
56	RCV2	above RCV2 to place channel 2 into drive mode.
57	TLDEN2	Channel 2 Load-Enable Termination Voltage Input. Termination voltage input for the LDEN2 and NLDEN2 differential inputs. Not internally connected on versions without internal termination resistors.
58	NLDEN2	Channel 2 Multiplexer Control Inputs. Differential controls LDEN2 and NLDEN2 enable/disable the active load. Drive LDEN2 above NLDEN2 to enable the channel 2 active load. Drive NLDEN2
59	LDEN2	above LDEN2 to disable the channel 2 active load.
61	RST	Reset Input. Asynchronous reset input for the serial register. RST is active low.
62	CS	Chip-Select Input. Serial port activation input. Serial port
63	THR	Single-Ended Logic Threshold. Leave THR unconnected to set the threshold to +1.25V or force THR to a desired threshold voltage.
64	SCLK	Serial Clock Input. Clock for serial port.
65	DIN	Data Input. Serial port data input.
67	LDEN1	Channel 1 Multiplexer Control Inputs. Differential controls LDEN1 and NLDEN1 enable/disable the active load. Drive LDEN1 above NLDEN1 to enable the channel 1 active load. Drive NLDEN1
68	NLDEN1	above LDEN1 to disable the channel 1 active load.
69	TLDEN1	Channel 1 Load-Enable Termination Voltage Input. Termination voltage input for the LDEN1 and NLDEN1 differential inputs. Not internally connected on versions without internal termination resistors.



Pin Description (continued)

PIN	NAME	FUNCTION				
70	RCV1	Channel 1 Multiplexer Control Inputs. Differential controls RCV1 and NRCV1 place channel 1 in receive mode. Drive RCV1 above NRCV1 to place channel 1 into receive mode. Drive NRCV1				
71	NRCV1	above RCV1 to place channel 1 into drive mode.				
72	TRCV1	Channel 1 RCV Termination Voltage Input. Termination voltage input for the RCV1 and NRCV1 differential inputs. Not internally connected on versions without internal termination resistors.				
73	DATA1	Channel 1 Multiplexer Control Inputs. Differential controls DATA1 and NDATA1 select driver 1's				
74	NDATA1	input from DHV1 or DLV1. Drive DATA1 above NDATA1 to select DHV1. Drive NDATA1 above DATA1 to select DLV1.				
75	TDATA1	Channel 1 Data-Termination Voltage Input. Termination voltage input for the DATA1 and NDATA1 differential inputs. Not internally connected on versions without internal termination resistors.				
77	LDH1	Channel 1 Active-Load Sink-Current Reference Input				
78	LDL1	Channel 1 Active-Load Source-Current Reference Input				
79	COM1	Channel 1 Active-Load Commutation-Voltage Reference Input				
86	CL1	Channel 1 Law Commovetor Output Differential output of sharped 1 law commovetor				
87	NCL1	Channel 1 Low-Comparator Output. Differential output of channel 1 low comparator.				
88	Vcco1	Channel 1 Collector Voltage Input. Voltage input for channel 1 comparator output-termination resistors. Provides pullup voltage and current for the output-termination resistors. Not internally connected for versions without internal termination resistors.				
89	CH1	Observed delicity Commence of the Architecture of the constitution				
90	NCH1	Channel 1 High-Comparator Output. Differential output of channel 1 high comparator.				
94	CPHV1	Channel 1 High-Clamp Reference Input				
95	CPLV1	Channel 1 Low-Clamp Reference Input				
96	DHV1	Channel 1 Driver-High Reference Input				
97	DTV1	Channel 1 Driver-Termination Reference Input				
98	DLV1	Channel 1 Driver-Low Reference Input				
99	CHV1	Channel 1 High-Comparator Reference Input				
100	CLV1	Channel 1 Low-Comparator Reference Input				

Functional Diagram



MIXIM

Detailed Description

The MAX9969 dual, low-power, high-speed, pin electronics DCL IC includes, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. An additional differential comparator allows comparisons between the two channels. The driver features a -1.5V to +6.5V operating range and high-speed operation, includes high-impedance and active-termination (3rd-level drive) modes, and is highly linear even at low-voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions, and differential outputs. The clamps provide damping of high-speed DUT waveforms when the device is configured as a high-impedance receiver. The programmable load supplies up to 35mA of source and sink current. The load facilitates contact/continuity testing, at-speed parametric test of IOH and IOL, and pullup of high-output-impedance devices. The MAX9969A features tighter matching of offset for the drivers and the comparators.

Optional internal resistors at the high-speed inputs provide compatibility with LVPECL, LVDS, and GTL interfaces. Connect the termination voltage inputs (TDATA_, TRCV_, TLDEN_) to the appropriate voltage for terminating LV_PECL, GTL, or other logic. Leave the inputs

unconnected for 100Ω differential LVDS termination. In addition, flexible open-collector outputs with optional internal pullup resistors are available for the comparators. These features significantly reduce the discrete component count on the circuit board.

A 3-wire, low-voltage CMOS-compatible serial interface programs the low-leakage, load-disable, slew-rate, differential/window comparator and tri-state/terminate operational configurations of the MAX9969.

Output Driver

The driver input is a high-speed multiplexer that selects one of three voltage inputs: DHV_, DLV_, or DTV_. This switching is controlled by high-speed inputs DATA_ and RCV_ and mode-control bit TMSEL (Table 1). A slew-rate circuit controls the slew rate of the buffer input. Select to one of four possible slew rates according to Table 2. The speed of the internal multiplexer sets the 100% driver slew rate (see the Driver Large-Signal Response graph in the *Typical Operating Characteristics*).

DUT_ can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed into low-leakage mode (Figure 2, Table 1). In high-impedance mode, the clamps are connected. High-speed input RCV_ and mode-control bits TMSEL and




Figure 2. Simplified Driver Channel

Table 1. Driver Logic

EXTERNAL CONNECTIONS		INTERNAL CONTROL REGISTER		DRIVER OUTPUT
DATA	RCV	TMSEL	LLEAK	
1	0	Χ	0	Drive to DHV_
0	0	Χ	0	Drive to DLV_
X	1	1	0	Drive to DTV_ (term mode)
Х	1	0	0	High-impedance mode (high-Z)
X	Х	Х	1	Low-leakage mode

Table 2. Slew-Rate Logic

SC1	SC0	DRIVER SLEW RATE (%)
0	0	100
0	1	75
1	0	50
1	1	25

LLEAK control the switching. In high-impedance mode, the bias current at DUT_ is less than 3µA over the 0 to 3V range, while the node maintains its ability to track high-speed signals. In low-leakage mode, the bias current at DUT_ is further reduced to less than 15nA, and signal tracking slows. See the *Low-Leakage Mode, LLEAK* section for more details.

The nominal driver output resistance is 50Ω . Contact the factory for different resistance values within the 45Ω to 51Ω range.

Clamps

Configure the voltage clamps (high and low) to limit the voltage at DUT_ and to suppress reflections when the channel is configured as a high-impedance receiver. The clamps behave as diodes connected to the outputs of high-current buffers. Internal circuitry compensates for the diode drop at 1mA clamp current. Set the clamp voltages using the external connections CPHV_ and CPLV_. The clamps are enabled only when the driver is in high-impedance mode (Figure 2). For transient suppression, set the clamp voltages to approximately the minimum and maximum expected DUT_ voltage range. The optimal clamp voltages are application specific and must be empirically determined. If clamping is

Table 3a. Comparator Logic, CDIFF = 0

DUT_ > CHV_	DUT_ > CLV_	CL_, NCL_	CH_, NCH_
0	0	0	0
0	1	1	0
1	0	0	1
1	1	1	1

Table 3b. Comparator Logic, CDIFF = 1

DUT1 > DUT2	DUT_ > CLV_	CL_, NCL_	CH_, NCH_
0	0	0	0
0	1	1	0
1	0	0	1
1	1	1	1

not desired, set the clamp voltages at least 0.7V outside the expected DUT_ voltage range; overvoltage protection remains active without loading DUT_.

Comparators

The MAX9969 provides two independent high-speed comparators for each channel. Each comparator has one input connected internally to DUT_ and the other input connected to either CHV_ or CLV_ (see the Functional Diagram). Comparator outputs are a logical result of the input conditions, as indicated in Tables 3a and 3b.

The comparator differential outputs are open-collector outputs to ease interfacing with a wide variety of logic families. Versions with and without internal termination resistors switch an 8mA current source between the two outputs (Figure 3). The optional termination resistors connect the outputs to voltage input VCCO_. For versions without internal termination, leave VCCO_ unconnected and add the required external resistors. These resistors are typically 50Ω to the pullup voltage at the receiving end of the output trace. Alternate configurations can be used provided that the Absolute Maximum Ratings are not exceeded. For versions with internal termination, connect VCCO_ to the desired VOH voltage. Each output provides a nominal 400 mVp-p swing and 50Ω source termination.

The upper comparators are configurable as differential receivers for LVDS and other differential DUT_ signals. When mode bit CDIFF is asserted, the upper comparator inputs are routed from the DUT_ outputs for both channels.




Figure 3. Open-Collector Comparator Outputs

Active Load

The active load consists of linearly programmable, class AB source and sink current sources, a commutation buffer, and a diode bridge (see the *Functional Diagram*). Analog control inputs LDH_ and LDL_ program the sink and source currents, respectively, within the 0 to 35mA range. Analog reference input COM_ sets the commutation buffer output voltage. The source and sink naming convention is referenced to the DUT. Current out of the MAX9969 constitutes sink current and current into the MAX9969 constitutes source current. The class AB loads of the MAX9969 offer substantial efficiency improvement over conventional active-load circuitry.

The programmed source (low) current loads the DUT when $V_{DUT} > V_{COM}$. The programmed sink (high) current loads the DUT when $V_{DUT} < V_{COM}$.

High-speed differential input LDEN_ and 2 bits of the control word (LDDIS and LLEAK) control the load (Table 4). When the load is enabled, the internal source and sink current sources connect to the diode bridge. When the load is disabled, the internal current sources shunt to ground and the top and bottom of the bridge float (see the *Functional Diagram*). LLEAK places the load in low-leakage mode, and overrides LDEN_. See the

Table 4. Active Load Programming

EXTERNAL CONNECTIONS	INTERNAL CONTROL REGISTER		MODE
LDEN_	LDDIS	LLEAK	
0	0	0	Normal operating mode, load disabled
1	0	0	Normal operating mode, load enabled
X	1	0	Load disabled
X	Χ	1	Low-leakage mode

Low-Leakage Mode, LLEAK section for more detailed information.

LDDIS

In some tester configurations, the load enable is driven with the complement of the driver high-impedance signal (RCV_), so disabling the driver enables the load and vice versa. The LDDIS signal allows the load to be disabled independent of the state of LDEN_ (Table 4).

GS Input

The GS input allows a single level-setting DAC, such as the MAX5631 or MAX5734, to program the MAX9969's active load, driver, comparator, and clamps. Although all the DAC levels are typically offset by VGS, the operation of the MAX9969's ground-sense input nullifies this offset with respect to the active-load current. Connect GS to the ground reference used by the DAC. (VLDL - VGS) sets the source current by +10mA/V. (VLDH - VGS) sets the sink current by -10mA/V.

To maintain an 8V range in the presence of GS variations, DHV_, DLV_, DTV_, CPHV_, CPLV_, and COM_ ranges are offset by GS. Adequate supply headroom must be maintained in the presence of GS variations. Ensure:

 $V_{CC} \ge 9.5V + Max(V_{GS})$ $V_{FF} \le -4.5V + Min(V_{GS})$

Low-Leakage Mode, LLEAK

Asserting LLEAK through the serial port or with RST places the MAX9969 into a very low-leakage state (see the *Electrical Characteristics*). With LLEAK asserted, the comparators function at a reduced speed, and the driver, clamps, and active load are disabled. This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK is programmed independently for each channel.




Figure 4. Serial Interface

When DUT_ is driven with a high-speed signal while LLEAK is asserted, the leakage current momentarily increases beyond the limits specified for normal opera-

tion. The low-leakage recovery specification in the *Electrical Characteristics* table indicates device behavior under this condition.

Serial Interface and Device Control

A CMOS-compatible serial interface controls the MAX9969 modes (Figure 4 and Table 5). Control data flow into an 8-bit shift register (MSB first) and are latched when \overline{CS} is taken high, as shown in Figure 5. Latches contain 6 control bits for each channel of the dual pin driver. Data from the shift register are loaded to either or both of the latches as determined by bits D6 and D7. When CDIFF = 1, its effect is independent of bits D6 and D7. The control bits, in conjunction with external inputs DATA_ and RCV_, manage the features of each channel, as shown in Tables 1 and 2. \overline{RST} sets LLEAK = 1 for both channels, forcing them into low-leakage mode. All other bits are unaffected. At power-up, hold \overline{RST} low until VCC and VEE have stabilized.

Analog control input THR sets the threshold for the input logic, allowing operation with CMOS logic as low as 0.9V. Leaving THR unconnected results in a nominal threshold of 1.25V from an internal reference, providing compatibility with 2.5V to 3.3V logic.

MAX9967 Compatibility

The MAX9969 is pin compatible with the MAX9967 with minor changes.

- No PMU force/sense connection on the MAX9969
- Different common-mode ranges for control inputs
- MAX9967 comparator outputs additionally support open emitter
- Different serial interface bit structures




Figure 5. Serial-Interface Timing



Table 5. Shift Register Functions

BIT	NAME	DESCRIPTION
D7	CH1	Channel 1 Write Enable. Set to 1 to update the control byte for channel 1. Set to 0 to make no changes to channel 1.
D6	CH2	Channel 2 Write Enable. Set to 1 to update the control byte for channel 2. Set to 0 to make no changes to channel 2.
D5	LLEAK	Low-Leakage Select. Set to 1 to put driver, load, and clamps in low-leakage mode. Comparators remain active in low-leakage mode, but at reduced speed. Set to 0 for normal operation.
D4	TMSEL	Termination Select. Driver Termination Select Bit. Set to 1 to force the driver output to the DTV_ voltage when RCV_ = 1 (term mode). Set to 0 to place the driver into high-impedance mode when RCV_ = 1 (high-Z). See Table 1.
D3	SC1	Driver Slew Rate Select. SC1 and SC0 set the
D2	SC0	driver slew rate. See Table 2.
D1	CDIFF	Differential Comparator Enable. Set to 1 to enable the differential comparators and disable the CH_ window comparators. Set to 0 to enable the CH_ window comparators and disable the differential comparators. See Tables 3a and 3b.
D0	LDDIS	Load Disable. Set LDDIS to 1 to disable the load. Set to 0 for normal operation. See Table 4.

Temperature Monitor

The MAX9969 supplies a temperature output signal, TEMP, that asserts a 3.33V nominal output voltage at a +70°C (343K) die temperature. The output voltage changes proportionally with temperature at 10mV/°C.

_Heat Removal

Under normal circumstances, the MAX9969 requires heat removal through the exposed pad by use of an external heat sink. The exposed pad is electrically at V_{EE} potential, and must be either connected to V_{EE} or isolated.

Power dissipation is highly dependent upon the application. The *Electrical Characteristics* table indicates power dissipation under the condition that the source

and sink currents are programmed to 0mA. Maximum dissipation occurs when the source and sink currents are both at 35mA, the V_{DUT} is at an extreme of the voltage range (-1.5V or +6.5V), and the diode bridge is fully commutated. Under these conditions, the additional power dissipated (per channel) is:

If DUT_ is sourcing current:

PD = (VDUT_ - VEE) x ISOURCE

If DUT_ is sinking current:

$$PD = (VCC - VDUT_) \times ISINK$$

DUT_ sources the programmed (low) current when $V_{DUT_} > V_{COM_-}$. The path of the current is from DUT_ through the outside of the diode bridge and the source (low) current source to V_{EE} . The programmed sink current is greatly reduced by the class AB load architecture.

DUT_ sinks the programmed (high) current when $V_{DUT} < V_{COM}$. The path of the current is from V_{CC} through the sink (high) current source and the outside of the diode bridge to DUT_. The programmed source current is greatly reduced by the class AB architecture.

 θ_{JC} of the exposed-pad package is very low, approximately 1°C/W to 2°C/W. Die temperature is thus highly dependent upon the heat removal techniques used in the application. Maximum total power dissipation occurs under the following conditions:

- $V_{CC} = +10.5V$
- VEE = -5.25V
- ISOURCE = ISINK = 35mA for both channels
- Load enabled
- V_{DUT}_ = -1.5V
- $V_{COM} = +0.5V$

Under these extreme conditions, the total power dissipation is 3.9W typical and 4.4W maximum. If the die temperature cannot be maintained at an acceptable level under these conditions, use software clamping to limit the load output currents to lower values and/or reduce the supply voltages.

Power-Supply Considerations

Bypass all V_{CC} and V_{EE} power input pins with $0.01\mu F$ capacitors, and use bulk bypassing of at least $10\mu F$ on each supply.

_Chip Information


TRANSISTOR COUNT: 5284

PROCESS: Bipolar

Selector Guide

PART	ACCURACY GRADE	COMPARATOR OUTPUT	HIGH-SPEED DIGITAL INPUT TERMINATION (Ω)		HEAT EXTRACTION	
	GHADE	TERMINATION	RCV_	DATA_	LDEN_	
MAX9969ADCCQ	А	None	None	None	None	Тор
MAX9969AGCCQ	А	None	100	100	100	Тор
MAX9969ALCCQ	А	50Ω to VCCO_	100	100	100	Тор
MAX9969ARCCQ	А	50Ω to VCCO_	None	100	100	Тор
MAX9969BDCCQ	В	None	None	None	None	Тор
MAX9969BGCCQ	В	None	100	100	100	Тор
MAX9969BLCCQ	В	50Ω to VCCO_	100	100	100	Тор
MAX9969BRCCQ	В	50Ω to VCCO_	None	100	100	Тор


Pin Configuration



MIXIM

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

NOTES:

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
- DATUM PLANE —— LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- 23. DATUM A-B TO BE DETERMINED AT CENTERLINE BETWEEN LEADS WHERE LEADS EXIT PLASTIC BODY AT DATUM PLANE H-- .
- 4. TO BE DETERMINED AT SEATING PLANE -C- .
- 5. DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254mm ON D1 AND E1 DIMENSIONS.
- 6. "N" IS THE TOTAL NUMBER OF TERMINALS.
- 8. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15mm.
- 9. DIMENSIONS & DOES NOT INCLUDE DAMBAR PROTRUSION.
 ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm
 TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM
 MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON
 THE LOWER RADIUS OR THE FOOT.
 - 10. CONTROLLING DIMENSION: MILLIMETER
 - 11. MAXIMUM ALLOWABLE DIE THICKNESS TO BE ASSEMBLED IN THIS PACKAGE FAMILY IS 0.50mm.
 - 12. THIS OUTLINE IS NOT YET JEDEC REGISTERED.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 14. EXPOSED DIE PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE WITHIN 0.05mm.
- 15. METAL AREA OF EXPOSED DIE PAD SHALL BE WITHIN 0.30mm OF THE NOMINAL DIE PAD SIZE.
- 16. COUNTRY OF ORIGIN MUST BE MARKED ON THE PACKAGE.

S	COMMON DIMENSIONS						
B	ALL DIMENS	IONS ARE IN M	ILLIMETERS	N O T E			
Ľ	MIN. NOM. MAX.			E			
Α	~e	~	1.20				
A ₁	0.05	N.	0.15	13			
Az	0.95	1.00	1.05				
D		4					
D ₁		7,8					
Ε		4					
E ₁		14.00 BSC.		7,8			
L	0.45	0.60	0.75				
N							
е							
b	0.17	9					
b1	0.17 0.20 0.23						
ccc	マレ マレ 0.08 マレ マレ 0.08						
ddd	ne	ne	0.08				

EXPOSED PAD VARIATIONS						
	D2			E2		
PKG. CODE	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
C100E-8R	7.70	8.00	8.30	7.70	8.00	8.30



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.