



General Description

The MAX8722C integrated backlight controller is optimized to drive cold-cathode fluorescent lamps (CCFLs) using a full-bridge resonant inverter architecture. Resonant operation maximizes striking capability and provides near-sinusoidal waveforms over the entire input range to improve CCFL lifetime. The controller operates over a wide input voltage range (4.6V to 28V) with high power to light efficiency. The device also includes safety features that effectively protect against many single-point fault conditions including lamp-out and short-circuit faults.


The MAX8722C achieves 10:1 dimming range by "chopping" the lamp current on and off using a digital pulsewidth modulation (DPWM) method. The DPWM frequency can be accurately adjusted with a resistor or synchronized to an external signal. The brightness is controlled by an analog voltage on the CNTL pin. The device directly drives the four external n-channel power MOSFETs of the full-bridge inverter. An internal 5.4V linear regulator powers the MOSFET drivers, the DPWM oscillator, and most of the internal circuitry. The MAX8722C is available in a low-cost, 24-pin QSOP package and operates over a -40°C to +85°C temperature range.

Applications

Notebook Computer Displays **LCD Monitors** LCD TVs

www.DataSheet4U.com

Pin Configuration




Features

- **♦** Synchronized to Resonant Frequency **Longer Lamp Life Guaranteed Striking Capability High Power to Light Efficiency**
- ♦ Wide Input Voltage Range (4.6V to 28V)
- ♦ Input-Voltage Feed-Forward for Excellent Line Rejection
- **♦ Accurate Dimming Control with Analog Interface**
- ♦ 10:1 Dimming Range
- **♦** Adjustable Accurate DPWM Frequency with Sync Function
- ◆ Adjustable Lamp Current Rise and Fall Time
- **♦** Secondary Voltage Limit Reduces Transformer Stress
- **♦ Lamp-Out Protection with Adjustable Timeout**
- **♦** Secondary Overcurrent Protection with **Adjustable Timeout**
- ♦ Low-Cost, 24-Pin QSOP Package

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX8722CEEG	-40°C to +85°C	24 QSOP	E24-1

Minimal Operating Circuit



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

BATT to GND	0.3V to +30V
BST1, BST2 to GND	0.3V to +36V
BST1 to LX1, BST2 to LX2	0.3V to +6V
CNTL, FREQ, SYNC, V _{CC} , V _{DD} to GND	0.3V to +6V
COMP, DPWM, ILIM, TFLT to GND	$0.3V$ to $(V_{CC} + 0.3V)$
GH1 to LX1	$0.3V$ to $(V_{BST1} + 0.3V)$
GH2 to LX2	$0.3V$ to $(V_{BST2} + 0.3V)$
GL1, GL2 to GND	0.3V to $(V_{DD} + 0.3V)$
IFB, ISEC, VFB to GND	3V to +6V

SHDN to GND	0.3V to +6V
PGND to GND	0.3V to +0.3V
Continuous Power Dissipation ($T_A = +70$ °C)	
24-Pin QSOP (derate 9.5mW/°C above +70°	°C)761.9mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $V_{\overline{SHDN}} = 5.4V$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	COND	TIONS	MIN	TYP	MAX	UNITS
DATT Input Voltage Dange	VCC = VDD = VBATT		4.6		5.5	V
BATT Input Voltage Range	V _{CC} = V _{DD} = open		5.5		28.0] V
BATT Quiescent Current	VSHDN = VCC, VIFB = 1V	V _{BATT} = 28V		1	2	mA
BATT Quiescent Current	VSHDN = VCC, VIFB = TV	$V_{BATT} = V_{CC} = 5.5V$			2	IIIA
BATT Quiescent Current, Shutdown	SHDN = GND			9	26	μA
V _{CC} Output Voltage, Normal Operation	VSHDN = 5.5V, 6V < VBATT < 0 < ILOAD < 10mA	28V,	5.3	5.40	5.55	V
V _{CC} Output Voltage, Shutdown	SHDN = GND, no load		3.5	4.6	5.5	V
V _{CC} Undervoltage-Lockout	V _{CC} rising (leaving lockout)				4.55	V
Threshold (V _{UVLO})	V _{CC} falling (entering lockout	t)	3.8]
VCC Undervoltage-Lockout Hysteresis				250		mV
GH1, GH2, GL1, GL2 On- Resistance, High	ITEST = 10mA, V _{CC} = V _{DD} =	I _{TEST} = 10mA, V _{CC} = V _{DD} = 5.3V		12	24	Ω
GH1, GH2, GL1, GL2 On- Resistance, Low	ITEST = 10mA, V _{CC} = V _{DD} =	5.3V		6	12	Ω
GH1, GH2, GL1, GL2 Maximum Output Current				0.3		А
BST1, BST2 Leakage Current	V _{BST} _ = 12V, V _{LX} _ = 7V				5	μΑ
Resonant Frequency Range	Guaranteed by design		30		80	kHz
Minimum Off-Time				470	620	ns
Maximum Off-Time			23	33	43	μs
Power-On First Pulse	First pulse GH2	First pulse GH2		0.7	1.0	μs
Current-Limit Threshold LX1 to PGND, LX2 to PGND (Fixed)	ILIM = V _{CC}		190	210	230	mV

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $V_{\overline{SHDN}} = 5.4V$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Current-Limit Threshold LX1 to PGND, LX2 to PGND	V _{ILIM} = 0.5V	90	120	150	mV	
(Adjustable)	$V_{ILIM} = 2.0V$	380	410	440	1114	
Zero-Current Crossing Threshold LX1 to GND, LX2 to GND		-7	0	+7	mV	
Current-Limit Leading Edge Blanking		240	350	460	ns	
IFB Input Voltage Range		-2		+2	V	
IFB Regulation Point		730	780	830	mV	
	0 < V _{IFB} < 2V	-2		+2		
IFB Input Bias Current	-2V < V _{IFB} < 0	-150			μΑ	
IFB Lamp-Out Threshold		570	600	640	mV	
IFB to COMP Transconductance	0.5V < V _{COMP} < 4V	10	17	25	μS	
IFB Soft-Start Disable		1.0	1.1	1.2	V	
COMP Output Impedance		5	10	20	MΩ	
COMP Discharge Current During Overvoltage or Overcurrent Fault	V _{IFB} = 800mV, V _{ISEC} = 2V		1100		μΑ	
COMP Soft-Start Charge Current		10	14	20	μΑ	
ISEC Overcurrent Threshold		1.15	1.20	1.28	V	
ISEC Input Bias Current	0 < Visec < 2V	-0.3		+0.3	μΑ	
VFB Input Bias Current	-4V < V _{VFB} < +4V	-25		+25	μΑ	
VFB Undervoltage Threshold		340	430	520	mV	
VEB Overvoltage Threshold		2.2	2.3	2.4	V	
	$R_{FREQ} = 169k\Omega$	230	260	290		
VFB Undervoltage Protection Timeout	$R_{FREQ} = 100 k\Omega$		159		μs	
Timeout	$R_{FREQ} = 340 k\Omega$		515			
	$R_{FREQ} = 100 k\Omega$		343			
DPWM Chopping Frequency	$R_{FREQ} = 169k\Omega$	205	210	215	Hz	
	$R_{FREQ} = 340 k\Omega$		106			
DPWM Input Low Voltage	SYNC = V_{CC} , $R_{FREQ} = 169k\Omega$			0.8	V	
DPWM Input High Voltage	SYNC = V_{CC} , $R_{FREQ} = 169k\Omega$	2.1			V	
DPWM Input Hysteresis	SYNC = V_{CC} , $R_{FREQ} = 169k\Omega$		100		mV	
DPWM Input Bias Current	SYNC = V_{CC} , $R_{FREQ} = 169k\Omega$	-0.3		+0.3	μΑ	
DPWM Output Low Resistance	SYNC = GND, FREQ = V _{CC}			3	kΩ	
DPWM Output High Resistance	SYNC = V _{CC} , FREQ = V _{CC}			3	kΩ	
SYNC Input Low Voltage				0.8	V	
SYNC Input High Voltage		2.1			V	
SYNC Input Hysteresis			70		mV	
SYNC Input Bias Current	V _{SYNC} = 2V	-0.3		+0.3	μΑ	

ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $V_{\overline{SHDN}} = 5.4V$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SYNC Input Frequency Range		20		100	kHz
CNTL Input Voltage Range		0		2.0	V
CNTL Input Current	0 < VCNTL < VCC	-0.1		+0.1	μΑ
DPWM ADC Resolution	Guaranteed monotonic		7		Bits
SHDN Input Low Voltage				0.8	V
SHDN Input High Voltage		2.1			V
SHDN Input Bias Current		-1		+1	μΑ
FREQ Input Regulation Level			V _{CC} /2		V
FREQ Input Bias Current	FREQ = V _{CC}		230		μΑ
	V _{ISEC} < 1.25V and V _{IFB} < 600mV; V _{TFLT} = 2V	0.95	1.00	1.10	
TFLT Charge Current	V _{ISEC} < 1.25V and V _{IFB} > 600mV; V _{TFLT} = 2V		-1		μΑ
	V _{ISEC} > 1.25V and V _{IFB} < 600mV; V _{TFLT} = 2V		120		
TFLT Trip Threshold		3.95	4.10	4.20	V

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $V_{\overline{SHDN}} = 5.4V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)

	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	PATT Input Voltage Penge	$V_{CC} = V_{DD} = V_{BATT}$		4.6		5.5	V
	BATT Input Voltage Range	V _{CC} = V _{DD} = open		5.5		28.0]
	RATT Quioscont Current	VSHDN = VCC, VIFB = 1V	V _{BATT} = 28V			2	mA
www.Da	BATT Quiescent Current taSheet4U.com	VSHDN - VCC, VIFB - IV	$V_{BATT} = V_{CC} = 5V$			2	IIIA
	BATT Quiescent Current, Shutdown	SHDN = GND				26	μA
	V _{CC} Output Voltage, Normal Operation	VSHDN = 5.5V, 6V < VBATT < 0 < I _{LOAD} < 20mA	28V	5.25		5.50	V
	V _{CC} Output Voltage, Shutdown	SHDN = GND, no load		3.5		5.5	V
	V _{CC} Undervoltage-Lockout	V _{CC} rising (leaving lockout)				4.55	V
	Threshold	V _{CC} falling (entering lockout)		3.80			V
	GH1, GH2, GL1, GL2 On-Resistance, High	I _{TEST} =10mA, V _{CC} = V _{DD} = 5	.3V			24	Ω
	GH1, GH2, GL1, GL2 On-Resistance, Low	I _{TEST} =10mA, V _{CC} = V _{DD} = 5	.3V			12	Ω
	BST1, BST2 Leakage Current	V _{BST} _ = 12V, V _L X_ = 7V				5	μΑ
	Resonant Frequency Range	Guaranteed by design		30		80	kHz
	Minimum Off-Time			360		620	ns
	Maximum Off-Time			23		43	μs
	Current-Limit Threshold LX1 - PGND, LX2 - PGND (Fixed)	ILIM = V _{CC}	ILIM = VCC			230	mV

4 ______ *NIXIM*

ELECTRICAL CHARACTERISTICS (continued)


(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $V_{\overline{SHDN}} = 5.4V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Current-Limit Threshold	V _{ILIM} = 0.5V	90		150	.,
	LX1 - PGND, LX2 - PGND (Adjustable)	V _{ILIM} = 2.0V	380		440	mV
	Zero-Current Crossing Threshold LX1 - GND, LX2 - GND		-7		+7	mV
	Current-Limit Leading Edge Blanking		240		460	ns
	IFB Input Voltage Range		-2		+2	V
	IFB Regulation Point		720		840	mV
	IFB Input Bias Current	0 < V _{IFB} < 2V	-2		+2	
	IFB Input Blas Current	-2V < V _{IFB} < 0	-150			μΑ
	IFB Lamp-Out Threshold		560		650	mV
	IFB to COMP Transconductance	0.5V < V _{COMP} < 4V	10		25	μS
	IFB Soft-Start Disable	IFB/rising	1		1.2	V
	COMP Output Impedance		5		20	МΩ
	COMP Soft-Start Charge Current		10		20	mA
	ISEC Overcurrent Threshold		1.15		1.28	V
	VFB Overvoltage Threshold		2.2		2.4	V
	VFB Undervoltage Threshold		340		520	mV
	VFB Undervoltage Protection Timeout	$R_{FREQ} = 169k\Omega$	230		290	μs
	DPWM Chopping Frequency	$R_{FREQ} = 169 k\Omega$	205		215	Hz
www.Da	DBWMtlinput Low Voltage	SYNC = V_{CC} , $R_{FREQ} = 169k\Omega$			0.8	V
	DPWM Input High Voltage	SYNC = V_{CC} , $R_{FREQ} = 169k\Omega$	2.1			V
	DPWM Output Low Resistance	SYNC = GND, FREQ = V _{CC}			3.0	kΩ
	DPWM Output High Resistance	SYNC = V_{CC} , FREQ = V_{CC}			3.0	kΩ
	SYNC Input Low Voltage				0.8	V
	SYNC Input High Voltage		2.1			V
	SYNC Input Frequency Range		20		100	kHz
	SHDN Input Low Voltage				0.8	V
	SHDN Input High Voltage		2.1			V
[TFLT Trip Threshold		3.95		4.20	V


Note 1: Specifications to -40°C are guaranteed by design based on final characterization results.


Typical Operating Characteristics


(Circuit of Figure 1. V_{BATT} = 12V, V_{CC} = V_{DD}, V_{SHDN} = 5.4V, T_A = +25°C, unless otherwise noted.)
















Typical Operating Characteristics (continued)


(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $V_{\overline{SHDN}} = 5.4V$, $T_A = +25^{\circ}C$, unless otherwise noted.)














A: V_{IFB}, 2V/div B: V_{VFB}, 2V/div C: DPWM, 5V/div









A: V_{ISEC}, 500mV/div B: V_{TFLT}, 2V/div





Typical Operating Characteristics (continued)


(Circuit of Figure 1. $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $V_{\overline{SHDN}} = 5.4V$, $T_A = +25$ °C, unless otherwise noted.)

















Pin Description

	PIN	NAME	FUNCTION
	1	BATT	Supply Input. BATT is the input to the internal 5.4V linear regulator that powers the device. Bypass BATT to GND with a 0.1µF ceramic capacitor.
	2	SHDN	Shutdown Control Input. The device shuts down when SHDN is pulled to GND.
	3	ILIM	Primary Current-Limit Adjustment Input. Connect a resistive voltage-divider between V _{CC} and GND to set the primary current limit. The current-limit threshold is 1/5 of the voltage at ILIM. Connect it to V _{CC} with a pullup resistor to select the default current-limit threshold of 0.2V.
	4	TFLT	Fault Timer Adjustment Pin. Connect a capacitor from TFLT to GND to set the timeout periods for open-lamp and secondary overcurrent faults.
	5	CNTL	Brightness Control Input. Varying V _{CNTL} between 0 and 2V varies the DPWM duty cycle (brightness) between 10% (minimum) and 100% (maximum). The brightness remains at maximum for V _{CNTL} greater than 2V.
	6	DPWM	Dual-Function DPWM Signal Pin. The DPWM pin can be used either as the DPWM signal output or as a low-frequency sync input. See the <i>DPWM Dimming Control</i> and <i>DPWM Frequency Setting</i> sections.
	7	SYNC	DPWM High-Frequency Sync Input. The DPWM chopping frequency can be synchronized to an external high-frequency signal by connecting FREQ to V _{CC} and SYNC to the external signal source. The DPWM chopping frequency is 1/128 of the frequency of the external signal.
	8	FREQ	DPWM Frequency Dual-Mode Adjustment Pin. Connect a resistor from FREQ to GND to set the DPWM frequency. Connect FREQ to V_{CC} to set DPWM frequency using SYNC. fDPWM = 210Hz x 169k Ω /RFREQ
	9	COMP	Transconductance Error-Amplifier Output. A compensation capacitor connected between COMP and GND.
	10	IFB	Lamp-Current Feedback Input. The average voltage on IFB is regulated to 0.78V by controlling the ontime of high-side switches. If V _{IFB} falls below 0.6V for a period longer than the timeout period set by TFLT, the MAX8722C activates the fault latch.
www.Da	ataSheet4U. 11	^{com} VFB	Transformer Secondary Voltage Feedback Input. A capacitive voltage-divider between the high-voltage terminal of the CCFL tube and GND sets the maximum average lamp voltage during lamp strike and open-lamp conditions. When the average voltage on VFB exceeds the internal overvoltage threshold, the controller turns on an internal current sink discharging the COMP capacitor. The VFB pin is also used to detect a secondary undervoltage condition. If the peak voltage on VFB is below 430mV continuously for 260µs (typ) during the DPWM ON period, the MAX8722C shuts down. For the actual timeout see the VFB Undervoltage Protection Timeout in the <i>Electrical Characteristics</i> table.
	12	ISEC	Transformer Secondary Current Feedback Input. A current-sense resistor connected between the low-voltage end of the transformer secondary and ground sets the maximum secondary current during faults. When the average voltage on ISEC exceeds the internal overcurrent threshold, the controller turns on an internal current sink discharging the COMP capacitor.
	13	GH2	High-Side MOSFET NH2 Gate-Driver Output
	14	LX2	GH2 Gate-Driver Return. LX2 is the input to the current-limit and zero-crossing comparators. The device senses the voltage across the low-side MOSFET NL2 to detect primary current zero-crossing and primary overcurrent.
	15	BST2	GH2 Gate-Driver Supply Input. Connect a 0.1µF capacitor from LX2 to BST2.
	16	BST1	GH1 Gate-Driver Supply Input. Connect a 0.1µF capacitor from LX1 to BST1.
	17	LX1	GH1 Gate-Driver Return. LX1 is the input to the current-limit and zero-crossing comparators. The device senses the voltage across the low-side MOSFET NL1 to detect primary current zero-crossing and primary overcurrent.

Pin Description (continued)

PIN	NAME	FUNCTION
18	GH1	High-Side MOSFET NH1 Gate-Driver Output
19	GL1	Low-Side MOSFET NL1 Gate-Driver Output
20	GL2	Low-Side MOSFET NL2 Gate-Driver Output
21	PGND	Power Ground. PGND is the return for the GL1 and GL2 gate drivers.
22	V _{DD}	Low-Side Gate-Driver Supply Input. Connect V_{DD} to the output of the internal linear regulator (V_{CC}). Bypass V_{DD} with a 0.1 μ F capacitor to PGND.
23	Vcc	5.4V/10mA Internal Linear-Regulator Output. V _{CC} is the supply voltage for the device. Bypass V _{CC} with a 1µF ceramic capacitor to GND.
24	GND	Analog Ground. The ground return for V _{CC} , REF, and other analog circuitry. Connect GND to PGND under the IC at the IC's backside exposed metal pad.




Figure 1. Typical Operating Circuit of the MAX8722C




Figure 2. MAX8722C Functional Diagram

Typical Operating Circuit

The typical operating circuit of the MAX8722C (Figure 1) is a complete CCFL backlight inverter for TFT-LCD panels. The input voltage range of the circuit is from 8V to 24V. The maximum RMS lamp current is set to 6mA, and the maximum RMS striking voltage is set to 1600V. Table 1 lists some important components, and Table 2 lists the component suppliers' contact information.

Detailed Description

The MAX8722C controls a full-bridge resonant inverter to convert an unregulated DC input into a near-sinusoidal, high-frequency AC output for powering CCFLs. The lamp brightness is adjusted by turning the lamp on and off with a signal. The brightness of the lamp is proportional to the duty cycle of the DPWM signal, which is

Table 1. List of Important Components

	DESIGNATION	DESCRIPTION
	C1	4.7µF ±20%, 25V X5R ceramic capacitor Murata GRM32RR61E475K Taiyo Yuden TMK325BJ475MN TDK C3225X7R1E475M
	C2	1μF ±10%, 25V X7R ceramic capacitor
www.Da	C3	18pF ±1pF, 3kV, high-voltage ceramic capacitor Murata GRM42D1X3F180J TDK C4520C0G3F180F
	ataShee႘IJ.com	Dual silicon switching diode, common anode, SOT-323 Central Semiconductor CMSD2836 Diodes Inc. BAW56W
	NH1/2, NL1/2	Dual n-channel MOSFETs, 30V, 0.095, SOT23-6 Fairchild FDC6561AN
	T1	CCFL transformer, 1:93 turns ratio TOKO T912MG-1018

Table 2. Component Suppliers

SUPPLIER	WEBSITE
Central Semiconductor	www.centralsemi.com
Diodes Inc.	www.diodes.com
Fairchild Semiconductor	www.fairchildsemi.com
Murata	www.murata.com
Sumida	www.sumida.com
Taiyo Yuden	www.t-yuden.com
TDK	www.components.tdk.com
TOKO	www.tokoam.com

set through an analog voltage on the CNTL pin. Figure 2 shows the functional diagram of the MAX8722C.

Resonant Operation

The MAX8722C drives the four n-channel power MOSFETs that make up the zero-voltage-switching (ZVS) full-bridge inverter as shown in Figure 3. Assume that NH1 and NL2 are turned on at the beginning of a switching cycle as shown in Figure 3(a). The primary current flows through MOSFET NH1, DC blocking capacitor C2, the primary side of transformer T1, and MOSFET NL2. During this interval, the primary current ramps up until the controller turns off NH1. When NH1 turns off, the primary current forward biases the body diode of NL1, which clamps the LX1 voltage just below ground as shown in Figure 3(b). When the controller turns on NL1, its drain-to-source voltage is near zero because its forward-biased body diode clamps the drain. Since NL2 is still on, the primary current flows through NL1, C2, the primary side of T1, and NL2. Once the primary current drops to the minimum current threshold (6mV/Rps(ON)), the controller turns off NL2. The remaining energy in T1 charges up the LX2 node until the body diode of NH2 is forward biased. When NH2 turns on, it does so with near-zero drain-to-source voltage. The primary current reverses polarity as shown in Figure 3(c), beginning a new cycle with the current flowing in the opposite direction, with NH2 and NL1 on. The primary current ramps up until the controller turns off NH2. When NH2 turns off, the primary current forward biases the body diode of NL2, which clamps the LX2 voltage just below ground as shown in Figure 3(d). After the LX2 node goes low, the controller losslessly turns on NL2. Once the primary current drops to the minimum current threshold, the controller turns off NL1. The remaining energy charges up the LX1 node until the body diode of NH1 is forward biased. Finally, NH1 losslessly turns on, beginning a new cycle as shown in Figure 3(a). Note that switching transitions on all four power MOSFETs occur under ZVS condition, which reduces transient power losses and EMI.

A simplified CCFL inverter circuit is shown in Figure 4(a). The full-bridge power stage is simplified and represented as a square-wave AC source. The resonant tank circuit can be further simplified to Figure 4(b) by removing the transformer. C_S is the primary series capacitor, C_S is the series capacitance reflected to the secondary, C_P is the secondary parallel capacitor, N is the transformer turns ratio, L is the transformer secondary leakage inductance, and R_L is an idealized resistance that models the CCFL in normal operation.

Figure 5 shows the frequency response of the resonant tank's voltage gain under different load conditions.




Figure 3. Resonant Operation




Figure 4. Equivalent Resonant Tank Circuit

The primary series capacitor is 1µF, the secondary parallel capacitor is 18pF, the transformer turns ratio is 1:93, and the secondary leakage inductance is 260mH. Notice that there are two peaks, fs and fp, in the frequency response. The first peak, fs, is the series resonant peak determined by the secondary leakage inductance (L) and the series capacitor reflected to the

$$f_{S} = \frac{1}{2\pi\sqrt{LC'_{S}}}$$

The second peak, fp, is the parallel resonant peak determined by the secondary leakage inductance (L), the parallel capacitor (Cp), and the series capacitor reflected to the secondary (C's):

$$f_{P} = \frac{1}{2\pi \sqrt{L \frac{C'_{S} C_{P}}{C'_{S} + C_{P}}}}$$

The inverter is designed to operate between these two resonant peaks. When the lamp is off, the operating point of the resonant tank is close to the parallel resonant peak due to the lamp's infinite impedance. The circuit displays the characteristics of a parallel-loaded resonant converter. While in parallel-loaded resonant operation,




Figure 5. Frequency Response of the Resonant Tank

the inverter behaves like a voltage source to generate the necessary striking voltage. Theoretically, the output voltage of the resonant converter will increase until the lamp is ionized or until it reaches the IC's secondary voltage limit, without regard to the transformer turns ratio or the input voltage level. Once the lamp is ionized, the equivalent load resistance decreases rapidly and the operating point moves toward the series resonant peak. While in series resonant operation, the inverter behaves like a current source.

Lamp-Current Regulation

The MAX8722C uses a lamp-current control loop to regulate the current delivered to the CCFL. The heart of the control loop is a transconductance error amplifier. The AC lamp current is sensed with a resistor connected in series with the low-voltage terminal of the lamp. The voltage across this resistor is fed to the IFB input and is internally full-wave rectified. The transconductance error amplifier compares the rectified IFB voltage with a 780mV (typ) internal threshold to generate an error current. The error current charges and discharges a capacitor connected between COMP and ground to create an error voltage (VCOMP). VCOMP is then compared with an internal ramp signal to set the high-side MOSFET switch on-time (ton).

Transformer Secondary Voltage Limiting

The MAX8722C reduces the voltage stress on the transformer's secondary winding by limiting the secondary voltage during startup and open-lamp faults. The AC voltage across the transformer secondary winding is sensed through a capacitive voltage-divider. The small voltage across the larger capacitor of the divider is fed to the VFB input and is internally half-wave rectified. An overvoltage comparator compares the VFB voltage with a 2.3V (typ) internal threshold. Once the sense voltage exceeds the overvoltage threshold, the MAX8722C turns on a 1100µA current source that discharges the COMP capacitor. The high-side MOSFET on-time shortens as the COMP voltage decreases, reducing the transformer secondary's peak voltage below the threshold set by the capacitive voltage-divider.

Lamp Startup

A CCFL is a gas discharge lamp that is normally driven in the avalanche mode. To start ionization in a nonionized lamp, the applied voltage (striking voltage) must be increased to the level required for the start of avalanche. At low temperatures, the striking voltage can be several times the typical operating voltage.

Because of the MAX8722C's resonant topology, the striking voltage is guaranteed. Before the lamp is ionized, the lamp impedance is infinite. The transformer secondary leakage inductance and the high-voltage parallel capacitor determine the unloaded resonant frequency. Since the unloaded resonant circuit has a high Q, it can generate very high voltages across the lamp.

www.Duponepower.up, VCOMP slowly rises, increasing the duty cycle of the high-side MOSFET switches and providing a measure of soft-start.

Feed-Forward Control and Dropout Operation

The MAX8722C is designed to maintain tight control of the lamp current under all transient conditions. The feed-forward control instantaneously adjusts the ontime for changes in input voltage (VBATT). This feature provides immunity to input-voltage variations and simplifies loop compensation over wide input voltage ranges. The feed-forward control also improves the line regulation for short on-times and makes startup transients less dependent on the input voltage.

Feed-forward control is implemented by increasing the internal voltage ramp rate for higher V_{BATT}. This has the effect of varying t_{ON} as a function of the input voltage while maintaining approximately the same signal levels at V_{COMP}. Since the required voltage change across the compensation capacitor is minimal, the controller's response to input voltage changes is essentially instantaneous.

DPWM Dimming Control

The MAX8722C controls the brightness of the CCFL by chopping the lamp current on and off using a low-frequency (between 100Hz and 350Hz) DPWM signal either from the internal oscillator or from an external signal source. The CCFL brightness is proportional to the DPWM duty cycle, which can be adjusted from 9.766% to 100% by the CNTL pin. CNTL is an analog input with a usable input voltage range between 0 and 2000mV, which is digitized to select one of 128 brightness levels. As shown in Figure 6, the MAX8722C ignores the first 25 steps, so the first 25 steps all represent the same brightness. When VCNTL is between 0 and 195.3mV, the DPWM duty cycle is always 9.766%. When V_{CNTL} is above 195.3mV, a 7.8125mV change on CNTL results in a 0.3906% change in the DPWM duty cycle. When VCNTL is equal to or above 2000mV, the DPWM duty cycle is always 100%.




Figure 6. Theoretical Brightness vs. Control Voltage

DPWM Frequency Setting

There are three ways to set the DPWM frequency.

 The DPWM frequency can be set with an external resistor. Connect SYNC to GND and connect a resistor between FREQ and GND. The DPWM frequency is given by the following equation:

$$f_{DPWM} = 210Hz \times 169k\Omega/R_{FREQ}$$

The adjustable range of the DPWM frequency is between 100Hz and 350Hz (RFREQ is between 353k Ω and 101k Ω). CNTL controls the DPWM duty cycle.

2) The DPWM frequency can be clocked by an external high-frequency signal. Connect FREQ to V_{CC} and connect SYNC to the external high-frequency signal. The DPWM frequency is 1/128 of the frequency of the external signal:

$$f_{DPWM} = \frac{f_{EXT}}{1/128}$$

where f_{EXT} is the frequency of the external signal. The frequency range of the external signal should be between 26kHz and 90kHz, resulting in a DPWM frequency range between 100Hz and 350Hz. CNTL controls the DPWM duty cycle.

3) The DPWM frequency can be synchronized to an external low-frequency signal. To enable this mode, www.DataScormectnSYNC to VCC, connect FREQ to GND through a 100kΩ resistor, and connect DPWM to the external low-frequency signal. The DPWM frequency and duty cycle are equal to those of the external signal.

The frequency range of the external signal is between 100Hz and 350Hz. In this mode, the brightness control input CNTL is disabled, and the brightness is proportional to the duty cycle of the external signal.

Table 3 summarizes the three ways of setting the DPWM frequency.

UVLO

The MAX8722C includes an undervoltage-lockout (UVLO) circuit. The UVLO circuit monitors the V_{CC} voltage. When V_{CC} is below V_{UVLO} (typ), the MAX8722C disables both high-side and low-side MOSFET drivers and resets the fault latch.

Low-Power Shutdown

When the MAX8722C is placed in shutdown, all functions of the IC are turned off except for the 5.4V linear regulator. In shutdown, the linear-regulator output voltage drops to about 4.6V and the supply current is 6μ A (typ). While in shutdown, the fault latch is reset. The device can be placed into shutdown by pulling $\overline{S}HDN$ to its logic-low level.

Lamp-Out Protection

For safety, the MAX8722C monitors the lamp-current feedback (IFB) to detect faulty or open CCFL tubes and secondary short circuits in the lamp and IFB sense resistor. As described in the Lamp-Current Regulation section, the voltage on IFB is internally full-wave rectified. If the rectified IFB voltage is below 600mV, the MAX8722C charges the TFLT capacitor with 1 μ A. The MAX8722C latches off if the voltage on TFLT exceeds 4.1V. Unlike the normal shutdown mode, the linear-regulator output (VCC) remains at 5.4V. Toggling \$\overline{SHDN}\$ or cycling the input power reactivates the device.

Table 3. DPWM Frequency Setting

FREQ	SYNC	DPWM	DIGITAL PWM FREQUENCY/DUTY CYCLE
Connect FREQ to GND through an external resistor.	Connect SYNC to GND.	DPWM is used as the DPWM signal output.	The resistor value sets the frequency. CNTL controls the duty cycle.
Connect FREQ to V _{CC} .	Connect SYNC to an external high-frequency signal.	DPWM is used as the DPWM signal output.	The frequency is 1/128 of the frequency of the external signal. CNTL controls the duty cycle.
Connect FREQ to GND through a 100kΩ resistor.	Connect SYNC to V _{CC} .	Connect DPWM to an external low-frequency signal.	The frequency and duty cycle are equal to those of the external signal.

_ /N/XI/N

During the delay period, the current control loop tries to maintain lamp-current regulation by increasing the high-side MOSFET on-time. Because the open-circuit lamp impedance is very high, the transformer secondary voltage rises as a result of the high Q-factor of the resonant tank. Once the secondary voltage exceeds the overvoltage threshold, the MAX8722C turns on a 1100µA current source that discharges the COMP capacitor. The on-time of the high-side MOSFET is reduced, lowering the secondary voltage, as the COMP voltage decreases. Therefore, the peak voltage of the transformer secondary winding never exceeds the limit set by a capacitive voltage-divider during the lamp-out delay period.

Primary Overcurrent Protection (ILIM)

The MAX8722C senses transformer primary current in each switching cycle. When the regulator turns on the low-side MOSFET, a comparator monitors the voltage drop from LX_ to GND. If the voltage exceeds the current-limit threshold, the regulator turns off the high-side switch at the opposite side of the primary to prevent further increasing the transformer primary current.

The current-limit threshold can be adjusted using the ILIM input. Connect a resistive voltage-divider between V_{CC} and GND with the midpoint connected to ILIM. The current-limit threshold measured between LX_ and GND is 1/5 of the voltage at ILIM. The ILIM adjustment range is 0 to 3V. Connect ILIM to V_{CC} to select the default current-limit threshold of 0.2V.

VFB Undervoltage Protection

www.DThe MAX8722C incorporates a lamp VFB undervoltage fault to comply with LCC test requirements ($2k\Omega$ short across the transformer). The MAX8722C monitors the lamp voltage feedback. If VFB is less than the VFB undervoltage threshold (430mV) for more than the VFB undervoltage protection timeout period, the MAX8722C shutsdown.

The VFB undervoltage-protection timeout is generated from the DPWM chopping frequency (fDPWM), which is set by the FREQ pin.

The timeout is given by: ((1/fDPWM)/128) x 14

With a typical DPWM chopping frequency of 210Hz, the VFB undervoltage protection timeout will be 260µs.

For proper startup, ensure the lamp strikes before the end of the VFB undervoltage-protection timeout period. For applications that use an external DPWM chopping frequency RFREQ is only used to set tha lamp undervoltage timeout period.

Secondary Current Limit (ISEC)

The secondary current limit provides fail-safe current limiting in case a failure, such as a short circuit or leakage from the lamp high-voltage terminal to ground, prevents the current control loop from functioning properly. ISEC monitors the voltage across a sense resistor placed between the transformer's low-voltage secondary terminal and ground. The ISEC voltage is internally half-wave rectified and continuously compared to the ISEC regulation threshold (1.20V typ). Any time the ISEC voltage exceeds the threshold, a controlled current is drawn from COMP to reduce the on-time of the bridge's high-side switches. At the same time, the MAX8722C charges the TFLT capacitor with a 120µA current source. The MAX8722C latches off when the voltage on TFLT exceeds 4V. Unlike the normal shutdown mode, the linear-regulator output (VCC) remains at 5.4V. Toggling SHDN or cycling the input power reactivates the device.

Linear-Regulator Output (Vcc)

The internal linear regulator steps down the DC input voltage to 5.4V (typ). The linear regulator supplies power to the internal control circuitry of the MAX8722C and is also used to power the MOSFET drivers by connecting VCC to VDD. The VCC voltage drops to 4.6V in shutdown.

Applications Information

MOSFETs

The MAX8722C requires four external n-channel power MOSFETs NL1, NL2, NH1, and NH2 to form a full-bridge inverter circuit to drive the transformer primary. The regulator senses the on-state drain-to-source voltage of the two low-side MOSFETs NL1 and NL2 to detect the transformer primary current, so the RDS(ON) of NL1 and NL2 should be matched. For instance, if dual MOSFETs are used to form the full bridge, NL1 and NL2 should be in one package. Since the MAX8722C uses the low-side MOSFET RDS(ON) for primary overcurrent protection, the lower the MOSFET RDS(ON), the higher the current limit. Therefore, the user should select a dual, logic-level n-channel MOSFET with low RDS(ON) to minimize conduction loss, and keep the primary current limit at a reasonable level.

The regulator uses zero-voltage switching (ZVS) to softly turn on each of the four switches in the full bridge. ZVS occurs when the external power MOSFETs are turned on when their respective drain-to-source voltages are near zero (see the *Resonant Operation* section). ZVS effectively eliminates the instantaneous turn-on loss of MOSFETs caused by Coss (drain-to-source capacitance) and parasitic capacitance discharge, and improves efficiency and reduces switching-related EMI.

Setting the Lamp Current

The MAX8722C senses the lamp current flowing through resistor R1 (Figure 1) connected between the low-voltage terminal of the lamp and ground. The voltage across R1 is fed to IFB and is internally full-wave rectified. The MAX8722C controls the desired lamp current by regulating the average of the rectified IFB voltage. To set the RMS lamp current, determine R1 as follows:

$$R1 = \frac{\pi \times 780 \text{mV}}{2\sqrt{2} \times I_{\text{LAMP(RMS)}}}$$

where I_{LAMP(RMS)} is the desired RMS lamp current and 780mV is the typical value of the IFB regulation point specified in the *Electrical Characteristics* table. To set the RMS lamp current to 6mA, the value of R1 should be 148 Ω . The closest standard 1% resistors are 147 Ω and 150 Ω . The precise shape of the lamp-current waveform, which is dependent on lamp parasitics, influences the actual RMS lamp current. Use a true RMS current meter connected between the R1/IFB junction and the low-voltage side of the lamp to make final adjustments to R1.

Setting the Secondary Voltage Limit

The MAX8722C limits the transformer secondary voltage during startup and lamp-out faults. The secondary voltage is sensed through the capacitive voltage-divider formed by C3 and C4 (Figure 1). The voltage on VFB is proportional to the CCFL voltage. The selection of the parallel resonant capacitor C3 is described in the *Transformer Design and Resonant Component Www.DSelection* section. C3 is usually between 10pF and 22pF. After the value of C3 is determined, select C4 using the following equation to set the desired maximum RMS secondary voltage VLAMP(RMS)_MAX:

$$C4 = \frac{\sqrt{2} \times V_{LAMP(RMS)_MAX}}{2.3V} \times C3$$

where 2.3V is the typical value of the VFB peak voltage when the lamp is open. To set the maximum RMS secondary voltage to 1600V using 18pF for C3, use approximately 15nF for C4.

Setting the Secondary Current Limit

The MAX8722C limits the secondary current even if the IFB sense resistor (R1) is shorted or transformer secondary current finds its way to ground without passing through R1. ISEC monitors the voltage across the sense resistor R3, connected between the low-voltage terminal of the transformer secondary winding and ground. Determine the value of R3 using the following equation:

$$R3 = \frac{1.20V}{\sqrt{2} \times I_{SEC(RMS)_MAX}}$$

where Isec(RMS)_MAX is the desired maximum RMS transformer secondary current during fault conditions, and 1.20V is the typical value of the ISEC peak voltage when the secondary is shorted. To set the maximum RMS secondary current in the circuit of Figure 1 to 21mA, use approximately 40.2 Ω for R3.

Transformer Design and Resonant Component Selection

The transformer is the most important component of the resonant tank circuit. The first step in designing the transformer is to determine the turns ratio (N). The ratio must be high enough to support the CCFL operating voltage at the minimum supply voltage. N can be calculated as follows:

$$N \ge \frac{V_{LAMP(RMS)}}{0.9 \times V_{IN(MIN)}}$$

where $V_{LAMP(RMS)}$ is the maximum RMS lamp voltage in normal operation, and $V_{IN(MIN)}$ is the minimum DC input voltage. If the maximum RMS lamp voltage in normal operation is 650V and the minimum DC input voltage is 8V, the turns ratio should be greater than 90. The turns ratio of the transformer used in the circuit of Figure 1 is 93.

The next step in the design procedure is to determine the desired operating frequency range. The MAX8722C is synchronized to the natural resonant frequency of the resonant tank. The resonant frequency changes with operating conditions, such as the input voltage, lamp impedance, etc.; therefore, the switching frequency varies over a certain range. To ensure reliable operation, the resonant frequency range must be within the operating frequency range specified by the CCFL transformer manufacturer. As discussed in the Resonant Operation section, the resonant frequency range is determined by the transformer secondary leakage inductance L, the primary series DC blocking capacitor C2, and the secondary parallel resonant capacitor C3. Since it is difficult to control the transformer leakage inductance, the resonant tank design should be based on the existing secondary leakage inductance of the selected CCFL transformer. Leakageinductance values can have large tolerance and significant variations among different batches, so it is best to work directly with transformer vendors on leakageinductance requirements. The MAX8722C works best

when the secondary leakage inductance is between 250mH and 350mH. The series capacitor C2 sets the minimum operating frequency, which is approximately two times the series resonant peak frequency. Choose:

$$C2 \le \frac{N^2}{4 \times \pi^2 \times f_{MIN}^2 \times L}$$

where f_{MIN} is the minimum operating frequency range. In the circuit of Figure 1, the transformer's turns ratio is 93 and its secondary leakage inductance is approximately 300mH. To set the minimum operating frequency to 45kHz, use 1µF for C2.

The parallel capacitor C3 sets the maximum operating frequency, which is also the parallel resonant peak frequency. Choose C3 with the following equation:

$$C3 \ge \frac{C2}{(4\pi^2 \times f_{MAX}^2 \times L \times C2) - N^2}$$

In the circuit of Figure 1, to set the maximum operating frequency to 65kHz, use 18pF for C3.

The transformer core saturation should also be considered when selecting the operating frequency. The primary winding should have enough turns to prevent transformer saturation under all operating conditions. Use the following expression to calculate the minimum number of turns N1 of the primary winding:

$$_{www.DataSheet4U.com} \quad N1 \ > \ \frac{D_{MAX} \ \times \ V_{IN(MAX)}}{B_S \ \times \ S \ \times \ f_{MIN}}$$

where D_{MAX} is the maximum duty cycle (approximately 0.4) of the high-side switches, V_{IN(MAX)} is the maximum DC input voltage, B_S is the saturation flux density of the core, and S is the minimal cross-section area of the core.

COMP Capacitor Selection

The COMP capacitor sets the speed of the current loop that is used during startup, while maintaining lamp current regulation, and during transients caused by changing the input voltage. The typical COMP capacitor value is 0.01µF. Larger values increase the transient-response delays. Smaller values speed up transient response, but extremely small values can cause loop instability.

Other Components

The external bootstrap circuits formed by capacitors C5 and C6 in Figure 1 power the high-side MOSFET drivers. Connect VDD to BST1/BST2 and couple BST1/BST2 to LX1/LX2 through C5 and C6. C5 = C6 = 0.1 μF or greater.

Layout Guidelines

Careful PC board (PCB) layout is important to achieve stable operation. The high-voltage section and the switching section of the circuit require particular attention. The high-voltage sections of the layout need to be well separated from the control circuit. Most layouts for single-lamp notebook displays are constrained to long and narrow form factors, so this separation occurs naturally. Follow these guidelines for good PCB layout:

- 1) Keep the high-current paths short and wide, especially at the ground terminals. This is essential for stable, jitter-free operation and high efficiency.
- 2) Use a star-ground configuration for power and analog grounds. The power and analog grounds should be completely isolated—meeting only at the center of the star. The center should be placed at the analog ground pin (GND). Using separate copper islands for these grounds may simplify this task. Quiet analog ground is used for VCC, COMP, FREQ, TFLT, and ILIM (if a resistive voltage-divider is used).
- Route high-speed switching nodes away from sensitive analog areas (VCC, COMP, FREQ, TFLT, and ILIM). Make all pin-strap control input connections (ILIM, etc.) to analog ground or VCC rather than power ground or VDD.
- 4) Mount the decoupling capacitor from V_{CC} to GND as close as possible to the IC with dedicated traces that are not shared with other signal paths.
- 5) The current-sense paths for LX1 and LX2 to GND must be made using Kelvin sense connections to guarantee the current-limit accuracy.
- 6) Ensure the feedback connections are short and direct. To the extent possible, IFB, VFB, and ISEC connections should be far away from the high-voltage traces and the transformer.
- 7) To the extent possible, high-voltage trace clearance on the transformer's secondary should be widely separated. The high-voltage traces should also be separated from adjacent ground planes to prevent lossy capacitive coupling.
- 8) The traces to the capacitive voltage-divider on the transformer's secondary need to be widely separated to prevent arcing. Moving these traces to opposite sides of the board can be beneficial in some cases.

_____Chip Information
PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
24 QSOP	E24-1	<u>21-0055</u>

www.DataSheet4U.com

MIXIM

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/07	Initial release	_
1	2/08	Changes to Electrical Characteristics table and Pin Description table; VFB Undervoltage Protection section added.	All
2	7/08	Voltages changes throughout.	1–11, 14–18, 21
3	2/09	Minor edits to correct inconsistencies.	4, 9, 15, 16, 17, 20, 21

www.DataSheet4U.com

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.