

General Description

The MAX3786 is an AC-coupled, serial-ATA (SATA)compatible, 1.5Gbps multiplexer/buffer (mux/buffer) IC that provides the capability to switch a single serial data signal between two redundant I/O channels.

SATA out-of-band (OOB) signaling is supported using loss-of-signal (LOS) detect on all three inputs and shutdown on the corresponding outputs. The high-speed inputs and outputs are all internally terminated, compatible with 100Ω differential systems, and must be AC-coupled to the controller IC and SATA-compatible disk drive.

Receive equalization (EQ) and transmit preemphasis (PE) are provided on the dual I/O channels to mitigate the effects of intersymbol interference in the signal path. Loopback can be enabled on the nonselected I/O channel.

The MAX3786 operates from a single +3.3V supply and typically consumes 520mW with PE and EQ enabled. It is available in a 5mm x 5mm, 32-lead thin QFN exposed-pad package and operates over a 0°C to +85°C temperature range.

Applications

1.5Gbps Serial ATA Redundancy

Features

- ♦ < 50psp.p Total Residual Jitter (20in FR-4, EQ)</p> and PE On)
- Supports SATA OOB Signaling
- Loopback of Nonselected Channel
- Receive Equalization and Transmit Preemphasis on Controller-Side I/O Channels
- ♦ 0°C to +85°C Operation
- ♦ 32-Pin, 5mm × 5mm Thin QFN Package
- +3.3V Power Supply


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX3786UTJ	0°C to +85°C	32 Thin QFN-EP* (5mm × 5mm)	T3255-2
MAX3786UTJ+	0°C to +85°C	32 Thin QFN-EP* (5mm × 5mm)	_

+Denotes lead-free package.

*EP = Exposed pad.

Typical Application Circuit



Pin Configuration and Functional Diagram appear at end of data sheet.

M/XI/M

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC} 0.5V to +5.0V Continuous Current at Outputs	Voltage at PE1EN, PE0EN, EQ1EN, EQ0EN, IB_EN, SEL, CM1, CM0
(TX±, OUT1±, OUT0±)±22mA	Continuous Power Dissipation ($T_A = +85^{\circ}C$)
Input Voltage	32-Pin Thin QFN (derate 21.3mW/°C above +85°C) .1384mW
(RX±, IN1±, IN0±)0.5V to (V _{CC} + 0.5V)	Operating Temperature Range0°C to +85°C
Differential Input Voltage	Storage Temperature Range55°C to +150°C
(RX±, IN1±, IN0±)±2.0V	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, $T_A = 0^{\circ}$ C to +85°C. Typical values at V_{CC} = +3.3V, $T_A = +25^{\circ}$ C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Current	loo	EQ and PE off		125	150	mA
Supply Current	Icc	EQ and PE on		158	220	ША
Maximum Data Rate		(Note 1)	1.5			Gbps
Differential Input Voltage (RX, IN1, IN0)		(Note 2)	250		600	mV _{P-P}
Input Termination		Differential	85	100	115	Ω
Input Return Loss	IS11I	100MHz to 2.5GHz		14		dB
Input Equalization		At 750MHz		4.5		dB
Differential Output Voltage		PE off	400	500	600	m)/= =
(TX, OUT0, OUT1) (Note 2)		Output disabled by OOB signaling			30	mV _{P-P}
Output Termination		Single ended to V _{CC}	42.5	50	57.5	Ω
Output Transition Time		1.5Gbps data, 20% to 80% (Notes 1, 3)	135	200	270	ps
Output Preemphasis		At 750MHz (Note 4)		4.5		dB
Output Jitter		DJ + 14RJ, EQ and PE off (Notes 1, 5, 8)		30	40	psp-p
Total Residual Jitter		DJ + 14RJ, EQ and PE on (Notes 1, 6, 8)		40	50	psp-p
Differential Output Skew		(Note 1)			20	ps
LOS Detector Threshold			50		150	mV _{P-P}
Output Startup/Shutdown Time		(Note 7)			5	ns
LVCMOS Input High Voltage	VIH		1.5			V

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, T_A = 0°C to +85°C. Typical values at V_{CC} = +3.3V, T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
LVCMOS Input Low Voltage	VIL				0.5	V
LVCMOS Input High Current	IOH	$V_{IH} = +2.0V$ to (V _{CC} + 0.3V)			150	μA
LVCMOS Input Low Current	IOL	$V_{IL} = -0.3V \text{ to } +0.8V$			150	μA

Note 1: AC specifications are guaranteed by design and characterization.

Note 2: Differential voltage is defined as VP-P = (V+ - V-). Inputs and outputs must be AC-coupled for proper operation.

Note 3: Output transition time measured using a 0000011111 pattern, with transmit PE off.

Note 4: Transmit PE compensates for 20in of 6-mil-wide differential stripline in FR-4 or equivalent path loss.


Note 5: Jitter after paths from RX to OUT_ or IN_ to TX. Measured with no jitter on the input, using a ±K28.5 pattern, and a path consisting of the MAX3786 alone.

Note 7: Total time for LOS to enable/disable the outputs.

Note 8: Measured with a 100mV sinusoidal common-mode signal in the $2MHz \le f \le 200MHz$ range.


Typical Operating Characteristics

(V_{CC} = 3.3V, T_A = +25°C, unless otherwise noted.)



Note 6: Jitter after EQ for the paths from RX to OUT_ or IN_ to TX. Measured with no jitter on the input, using a ±K28.5 pattern, and a path consisting of the MAX3786 plus 20in of 6-mil-wide differential stripline in FR-4 on the output.







_Pin Description

PIN	NAME	FUNCTION
	NAME	FUNCTION
1, 4, 8, 15, 17, 20, 21, 24, 26, 30	VCC	+3.3V Supply Voltage
2	TX+	Positive TX Data Output, CML. Serial ATA compatible.
3	TX-	Negative TX Data Output, CML. Serial ATA compatible.
5	SEL	Multiplex Select Control Input, LVCMOS. Set high to connect RX/TX to OUT1/IN1.
6	RX-	Negative RX Data Input, CML. Serial ATA compatible.
7	RX+	Positive RX Data Input, CML. Serial ATA compatible.
9	PE1EN	Channel 1 Preemphasis Enable Input, LVCMOS. Set low to enable OUT1 PE.
10	EQ1EN	Channel 1 Equalization Enable Input, LVCMOS. Set low to enable IN1 EQ.
11	LB_EN	Loopback Enable Input, LVCMOS. Set low to loopback data on nonselected channel.
12	CM1	Input 1 Common-Mode Point. Normally not connected; can be connected to V_{CC} through $1.0\mu F$ capacitor. See Figure 1.
13	IN1-	Negative Channel 1 Data Input, CML. Serial ATA compatible.
14	IN1+	Positive Channel 1 Data Input, CML. Serial ATA compatible.
16, 25	GND	Supply Ground
18	OUT1-	Negative Channel 1 Data Output, CML. Serial ATA compatible.
19	OUT1+	Positive Channel 1 Data Output, CML. Serial ATA compatible.
22	OUT0-	Negative Channel 0 Data Output, CML. Serial ATA compatible.
23	OUT0+	Positive Channel 0 Data Output, CML. Serial ATA compatible.
27	IN0-	Negative Channel 0 Data Input, CML. Serial ATA compatible.
28	IN0+	Positive Channel 0 Data Input, CML. Serial ATA compatible.
29	CM0	Input 0 Common-Mode Point. Normally not connected; can be connected to V_{CC} through $1.0\mu F$ capacitor. See Figure 1.
31	EQOEN	Channel 0 Equalization Enable Input, LVCMOS. Set low to enable IN0 EQ.
32	PEOEN	Channel 0 Preemphasis Enable Input, LVCMOS. Set low to enable OUT0 PE.
EP	Exposed pad	Ground. The exposed pad must be soldered to the circuit board ground for proper thermal and electrical performance.

Detailed Description

The MAX3786 consists of three multiplexers, I/O buffers, and LOS-detection circuitry (see the *Functional Diagram*). The buffers on the controller side provide EQ on the inputs and PE on the outputs.

Mux/Buffer Logic

By means of the LVCMOS input SEL, a SATA-compatible device at TX/RX can be connected to either IN0/OUT0 or IN1/OUT1. When SEL is low, TX/RX are connected to IN0/OUT0, and when SEL is high, TX/RX are connected to IN1/OUT1. Use of the SEL input provides the ability to operate a single SATA disk drive from redundant controllers. Loopback is provided on the IN_/OUT_ side and is controlled by the LVCMOS input LB_EN. When LB_EN is low, the nonselected IN_/OUT_ loops back (see Table 1). The SEL and LB_EN control lines are internally pulled high through 40k Ω resistors (see the *Functional Diagram*).

Loss-of-Signal Logic

At each high-speed input to the MAX3786, an LOS circuit is provided. In this circuit, a differential signal of 50mV_{P-P} or less is detected as OFF, and a signal of greater than 150mV_{P-P} is detected as ON. The LOS detectors, in combination with the select logic, control their associated high-speed output-disable circuits, so

MAX3786






Figure 1. Input Structure (INO, IN1)

that OOB signaling is transmitted through the MAX3786 (see Table 1). The time for the LOS circuit to detect an inactive input and disable the associated output, or detect an active input and enable the output, is less than 5ns.

Equalization and Preemphasis

High-speed inputs IN0 and IN1 have integrated equalization, and high-speed outputs OUT0 and OUT1 have integrated PE to mitigate the effects of intersymbol interference in an FR-4 transmission line signal path. These circuits provide EQ or PE that matches the typical path loss of a 20in, 6-mil FR-4 differential stripline.

Four active-low LVCMOS inputs, EQ0EN, EQ1EN, PE0EN, and PE1EN are provided to enable EQ and PE independently. All four control lines are internally pulled high through $40k\Omega$ resistors (see the *Functional Diagram*). EQ and PE should be enabled when the total path loss exceeds approximately 2.5dB.

Input Terminations

All high-speed inputs accept current-mode logic (CML) and are SATA compatible. The inputs contain internal 100Ω differential termination, and must be AC-coupled to the controller IC and SATA-compatible disk drive for proper operation.

Two pins (CM0 and CM1) provide access to the IN0 and IN1 common-mode points. CM0 and CM1 are normally left unconnected; however, a capacitor up to 1.0μ F can be connected from each CM_ pin to V_{CC}, providing a low-impedance AC common-mode path to V_{CC} (see Figure 1).




Figure 2. Output Structure (OUT0, OUT1)

Output Terminations

The MAX3786 uses CML for its high-speed outputs. They are SATA compatible and provide 50Ω terminations to V_{CC} (see Figure 2). The high-speed outputs must be AC-coupled to the controller IC and SATA-compatible disk drive for proper operation.

Applications Information

Hot Swap

The MAX3786 is designed so that arbitrary sequencing of V_{CC} and I/O signals during startup does not affect operation of the part.

Exposed-Pad Package

The MAX3786 is available in a 5mm × 5mm, 32-pin thin QFN package with EP for signal integrity and placement flexibility. The exposed pad provides thermal and electrical connectivity to the IC, and must be soldered to a high-frequency ground plane. It is recommended to use at least nine vias to connect the ground pad underneath the 32-lead thin QFN package to the PC board ground plane.

Layout Considerations

Use controlled-impedance transmission lines to interface with the MAX3786 high-speed inputs and outputs. Power-supply decoupling capacitors should be placed as close as possible to the V_{CC} pins.



Table 1. Operation Truth Table


INPUT (CONTROLS	LOSS-	OF-SIGNAL DET	ЕСТ	0	UTPUT FUNCT	ON	
SEL	LB_EN	LOS_RX	LOS_0	LOS_1	ТХ	OUT0	OUT1	
Low	Low	False	False	False	INO	RX	IN1	
Low	Low	False	False	True	INO	RX	OFF	
Low	Low	False	True	False	Off	RX	IN1	
Low	Low	False	True	True	Off	RX	Off	
Low	Low	True	False	False False		Off	IN1	
Low	Low	True	False	True	INO	Off	Off	
Low	Low	True	True	False	Off	Off	IN1	
Low	Low	True	True	True	Off	Off	Off	
Low	High	False	False	Х	INO	RX	Off	
Low	High	False	True	Х	Off	RX	Off	
Low	High	True	False	Х	INO	Off	Off	
Low	High	True	True	Х	Off	Off	Off	
High	Low	False	False	False	IN1	INO	RX	
High	Low	False	False	True	Off	INO	RX	
High	Low	False	True	False	IN1	Off	RX	
High	Low	False	True	True	Off	Off	RX	
High	Low	True	False	False	IN1	INO	Off	
High	Low	True	False	True	Off	INO	Off	
High	Low	True	True	False	IN1	Off	Off	
High	Low	True	True	True	Off	Off	Off	
High	High	False	Х	False	IN1	Off	RX	
High	High	False	Х	True	Off	Off	RX	
High	High	True	Х	False	IN1	Off	Off	
High	High	True	Х	True	Off	Off	Off	

SEL = Low connects TX/RX to IN0/OUT0, high connects TX/RX to IN1/OUT1.


LOS = True indicates loss of signal.

LB_EN = Low enables loopback of nonselected channel.

X = Don't care.



Pin Configuration




_Chip Information

TRANSISTOR COUNT: 2848 PROCESS: SiGe BiCMOS

_Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

COMMON DIMENSIONS								EXPOSED PAD VARIATIONS														
PKG.	1	6L 5x	5	2	20L 5>	κ5	2	8L 5x	5	5 32L 5x5			PKG.	D2						L	DOWN	
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	±0.15	BONDS ALLOWED
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80		T1655-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05		T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
A3	0.	20 RE	F.	0.	20 RE	F.	0.:	20 RE	F.	0.	20 RE	F.		T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30		T2055-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
D	4.90		5.10			5.10			5.10	4.90		5.10		T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
E						· · ·			5.10		5.00			T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
е	0	.80 BS	SC.	0	.65 BS	SC.	0	50 BS		0	.50 B	SC.		T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y
k	0.25	-		0.25			0.25			0.25				T2855-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50		T2855-2	2.60	2.70	2.80	2.60	2.70	2.80	**	NO
	0.00	0.40	0.00	0.40	0.00		0.40	0.00	-	0.00	0.40	-		T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES
 N		16			20	I		28		<u> </u>	32	L		T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
ND		4			<u>20</u> 5			7			<u>32</u> 8			T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	**	NO
NE		4			5			7			8			T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
JEDEC					-1	8 WHHD-2 T2855-7 2.60 T2855-8 3.15					2.70 3.25	2.80	2.60	2.70	2.80	**	YES					
JEDEO			, 					11110			11110	2		T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y N
DTES:														T3255-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
1. DIMEN	SIONIN	G & T0	OLERA	NCING	CONF	ORM 1	O ASN	IE Y14.	5M-19	94.				T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
2. ALL DI	MENSI	ONS A	RE IN I	MILLIM	ETERS	. ANG	ES AR	E IN D	EGRE	ES.				T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
3. N IS TH	НЕ ТОТ	AL NU	MBER	OF TE	RMINA	LS.								T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
	ORM TO NAL, B IFIER M ISION b TERMI D NE R	D JESE UT MU MAY BE APPLI NAL TI EFER	95-1 S ST BE E EITHE ES TO P. TO TH	SPP-01 LOCA ER A N META E NUN	2. DE TED WI IOLD O ILLIZED	TAILS (ITHIN 1 OR MAR O TERM OF TERM	of ter The Zo Ked Fi IINAL A MINALS	MINAL NE INE EATUR ND IS	#1 IDE DICATE E. MEAS ACH D	ENTIFIE D. THE	ER ARI E TERI BETWI	E ∕IINAL # EEN 0.2	5 mm ANI	0 0.30 mm				**	SEE CO	MMON E	DIMENSIC	NS TABLE
			LIES TO	O THE	EXPOS	SED HE	EAT SIN	IK SLU	GAS	NELL	AS THE	E TERM	NALS.									
9. DRAW		NFOR	мѕ то													Ð	DAI	_LA	s 🥻			
0. WARPA	AGE SH	IALL N	OT EX	CEED	0.10 mr	m.											SEMICO	NDUCTO	DR 🜌			
	NG IS F	OR PA	ACKAG		INTATI	ION RE	FEREN	ICE ON	ILY.							TITLE:	PACK	AGE OL	UTLINE,			
MARKI		FADS	SHOW	N ARE	FOR F	REFER	ENCE (ONLY.									., .	, 28, 32	L THIN		(5x0.8mn	n
2. NUMBE		LADO														APPR						REV.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

10

MAXIM is a registered trademark of Maxim Integrated Products.