

MAX22663-MAX22666

Reinforced, Fast, Low-Power, Six-Channel Digital Isolators

Product Highlights

- AEC-Q100 Qualification for /V Devices
- · Reinforced Galvanic Isolation for Digital Signals
 - 16 Wide SOIC with 8mm Creepage and Clearance
 - Withstands 5kV_{RMS} for 60s (V_{ISO})
 - Continuously Withstands 848V_{RMS} (V_{IOWM})
 - Withstands ±12.8kV Surge between GNDA and GNDB with 1.2/50µs Waveform
 - High CMTI (50kV/µs, typ)
- Low Power Consumption
 - 0.71mW per Channel at 1Mbps with V_{DD} = 1.8V
 - 1.34mW per Channel at 1Mbps with V_{DD} = 3.3V
 - 3.21mW per Channel at 100Mbps with V_{DD} = 1.8V
- · Low Propagation Delay and Low Jitter
 - Maximum Data Rate Up to 200Mbps
 - Low Propagation Delay 7ns (typ) at V_{DD} = 3.3V
 - Clock Jitter RMS 11.1ps (typ)
- Safety Regulatory Approvals
 - UL According to UL1577
 - cUL According to CSA Bulletin 5A
 - VDE 0884-11 Reinforced Insulation (Pending)

Key Applications

- Automotive
 - · Hybrid Electric Vehicle
 - · Chargers
 - · Battery Management System (BMS)
 - Invertérs


The MAX22663–MAX22666 are a family of 6-channel, reinforced, fast, low-power digital galvanic isolators using Analog Devices' proprietary process technology. All devices feature reinforced isolation with a withstand voltage rating of $5kV_{RMS}$ for 60 seconds. Both automotive and general-purpose devices are rated for operation at ambient temperatures from -40°C to +125°C.

Devices with /V suffix are AEC-Q100 qualified. See the <u>Ordering Information</u> for all automotive grade part numbers.


- Industrial
 - Isolated SPI, RS-232/422/485, CAN, Digital I/O
 - · Fieldbus Communications
 - Motor Control
 - Medical Systems

These devices transfer digital signals between circuits with different power domains, using as little as 0.71mW per channel at 1Mbps (1.8V supply). The low-power feature reduces system dissipation, increases reliability, and enables compact designs.

Simplified Application Diagram



Pin Description



Devices are available with a maximum data rate of either 25Mbps or 200Mbps and with default-high or default-low outputs. The devices feature low propagation delay and low clock jitter, reducing system latency.

Independent 1.71V to 5.5V supplies on each side also make the devices suitable for use as level translators.

Three channels of the MAX22663 transmit digital signals in one direction, while the remaining three do in the opposite. The MAX22664 provides four channels for digital signal transmission, two of which travel in one direction and the other two in the opposite direction. The MAX22665 provides five channels for digital signal transmission in one direction and the other in the opposite direction. The MAX22666 features all six channels transmitting digital signals in one direction.

Ordering Information appears at end of the data sheet



MAX22663-MAX22666

Reinforced, Fast, Low-Power, Six-Channel Digital Isolators

Absolute Maximum Ratings

V _{DDA} to GNDA	0.3V to +6V	OUT_ on Side B to GNDB±30mA
V _{DDB} to GNDB	0.3V to +6V	Continuous Power Dissipation (T _A = +70°C)
IN_ on Side A to GNDA	0.3V to +6V	Wide SOIC (derate 14.95mW/°C above +70°C) 1195.81mW
IN_ on Side B to GNDB	0.3V to +6V	Temperature Ratings
OUT_ on Side A to GNDA	-0.3V to (V _{DDA} + 0.3V)	Operating Temperature Range40°C to +125°C
OUT_ on Side B to GNDB	-0.3V to (V _{DDB} + 0.3V)	Maximum Junction Temperature+150°C
Short-Circuit Continuous Current		Storage Temperature Range60°C to +150°C
OUT_ on Side A to GNDA	±30mA	Lead Temperature (soldering, 10s)+300°C
		Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 16 WIDE SOIC	
Package Code	W16MS+13
Outline Number	<u>21-0042</u>
Land Pattern Number	<u>90-0107</u>
THERMAL RESISTANCE, FOUR LAYER BOARD:	
Junction-to-Ambient (θ _{JA})	66.90°C/W
Junction-to-Case Thermal Resistance (θ _{JC})	42.50°C/W

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to http://www.maximintegrated.com/thermal-tutorial.

For the latest package outline information and land patterns (footprints), go to http://www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

DC Electrical Characteristics

 $(V_{DDA} - V_{GNDA} = 1.71V \text{ to } 5.5V, V_{DDB} - V_{GNDB} = 1.71V \text{ to } 5.5V, C_L = 15pF, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DDA} - V_{GNDA} = 3.3V, V_{DDB} - V_{GNDB} = 3.3V, V_{GNDA} = V_{GNDB}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.}$ (Note 1, Note 3)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	
SUPPLY VOLTAGE	•	•					•	
	V_{DDA}	Relative to GNDA		1.71		5.5	.,	
Supply Voltage	V_{DDB}	Relative to GNDB		1.71		5.5	V	
Undervoltage-Lockout Threshold	V _{UVLO} _	V _{DD} _rising		1.5	1.6	1.66	V	
Undervoltage-Lockout Threshold Hysteresis	V _{UVLO_HYST}				45		mV	
MAX22663 SUPPLY CU	RRENT (Note 2)							
			V _{DDA} = 5V		1.23	2.28		
		500kHz square wave, C _L = 0pF	$V_{DDA} = 3.3V$		1.22	2.25		
			$V_{DDA} = 2.5V$		1.21	2.24		
Side A Supply Current	loo		V _{DDA} = 1.8V		1.18	1.97	A	
	I _{DDA}		V _{DDA} = 5V		7.83	10.26	mA	
		50MHz square	V _{DDA} = 3.3V		6.47	8.71		
			wave, C _L = 0pF	V _{DDA} = 2.5V		5.90	8.03	
			V _{DDA} = 1.8V		5.35	7.10	1	
			V _{DDB} = 5V		1.23	2.28		
		500kHz square wave, C _L = 0pF	V _{DDB} = 3.3V		1.22	2.25	mA	
Side B Supply Current			V _{DDB} = 2.5V		1.21	2.24		
			V _{DDB} = 1.8V		1.18	1.97		
	IDDB	IDDB	V _{DDB} = 5V		7.83	10.26		
			50MHz square	V _{DDB} = 3.3V		6.47	8.71	1
				wave, C _L = 0pF	V _{DDB} = 2.5V		5.90	8.03
		_	V _{DDB} = 1.8V		5.35	7.10		
MAX22664 SUPPLY CU	RRENT (Note 2)	I					I	
			V _{DDA} = 5V		1.09	2.01		
		500kHz square	V _{DDA} = 3.3V		1.07	1.99	1	
		wave, C _L = 0pF	V _{DDA} = 2.5V		1.06	1.98		
			V _{DDA} = 1.8V		1.04	1.66	mA	
Side A Supply Current	I _{DDA}		V _{DDA} = 5V		7.63	10.10		
		50MHz square	V _{DDA} = 3.3V		6.67	9.01		
		wave, C _L = 0pF	V _{DDA} = 2.5V		6.28	8.52	-	
			V _{DDA} = 1.8V		5.84	7.67		
			V _{DDB} = 5V		1.38	2.55		
		500kHz square	V _{DDB} = 3.3V		1.36	2.52		
		wave, C _L = 0pF	V _{DDB} = 2.5V		1.35	2.51	mA	
Side B Supply Current	I _{DDB}		V _{DDB} = 1.8V		1.32	2.28		
		50MHz square	V _{DDB} = 5V		8.04	10.38		
			bumHz squar wave, C _L = 0		V _{DDB} = 3.3V		6.27	8.41

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \\ (Note 1, Note 3)$

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
			V _{DDB} = 2.5V		5.54	7.53	
			V _{DDB} = 1.8V		4.87	6.53	
MAX22665 SUPPLY CUI	RRENT (Note 2)						
			V _{DDA} = 5V		0.94	1.74	
		500kHz square	V _{DDA} = 3.3V		0.93	1.72	
		wave, C _L = 0pF	V _{DDA} = 2.5V		0.92	1.71	
0.1 40 10 1	,		V _{DDA} = 1.8V		0.90	1.34	
Side A Supply Current	I _{DDA}	50MHz square	V _{DDA} = 5V		7.44	9.96	mA
			V _{DDA} = 3.3V		6.88	9.31	
		wave, C _L = 0pF	V _{DDA} = 2.5V		6.64	9.03	
			V _{DDA} = 1.8V		6.32	8.23	
			V _{DDB} = 5V		1.53	2.82	
		500kHz square	V _{DDB} = 3.3V		1.50	2.79	
		wave, C _L = 0pF	V _{DDB} = 2.5V		1.50	2.78	
Side B Supply Current	I _{DDB}		V _{DDB} = 1.8V		1.45	2.59	_
Side B Supply Current			V _{DDB} = 5V		8.36	10.64	mA
		50MHz square wave, C _L = 0pF	V _{DDB} = 3.3V		6.16	8.19	
			V _{DDB} = 2.5V		5.24	7.10	
			V _{DDB} = 1.8V		4.45	6.01	
MAX22666 SUPPLY CUI	RRENT (Note 2)		•				•
			V _{DDA} = 5V		0.79	1.47	mA
		500kHz square	V _{DDA} = 3.3V		0.78	1.45	
		wave, C _L = 0pF	V _{DDA} = 2.5V		0.78	1.44	
			V _{DDA} = 1.8V		0.75	1.02	
Side A Supply Current	I _{DDA}		V _{DDA} = 5V		7.25	9.81	
		50MHz square	V _{DDA} = 3.3V		7.08	9.61	
		wave, C _L = 0pF	V _{DDA} = 2.5V		7.00	9.52	
			V _{DDA} = 1.8V		6.78	8.79	
			V _{DDB} = 5V		1.67	3.09	
		500kHz square	V _{DDB} = 3.3V		1.65	3.06	
		wave, C _L = 0pF	V _{DDB} = 2.5V		1.64	3.05	-
			V _{DDB} = 1.8V		1.59	2.89	
Side B Supply Current	I _{DDB}		V _{DDB} = 5V		8.57	10.81	mA
		50MHz square	V _{DDB} = 3.3V		5.97	7.91	-
		wave, C _L = 0pF	V _{DDB} = 2.5V		4.89	6.62	
			V _{DDB} = 1.8V		3.97	5.44	
LOGIC INTERFACE (IN_	, OUT_)	•	•				
Input High Voltage	V _{IH}	2.25V ≤ V _{DD} _ ≤ 5.5	5V	0.7 x V _{DD}			V

 $(V_{DDA} - V_{GNDA} = 1.71V \text{ to } 5.5V, V_{DDB} - V_{GNDB} = 1.71V \text{ to } 5.5V, C_L = 15pF, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3V, V_{DDB} - V_{GNDB} = 3.3V, V_{GNDA} = V_{GNDB}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		1.71V ≤ V _{DD} _ < 2.25V	0.75 x V _{DD} _				
t \/- t	V _{IL}	2.25V ≤ V _{DD} _ ≤ 5.5V			8.0		
Input Low Voltage	VIL.	1.71V ≤ V _{DD} _ < 2.25V			0.7	V	
Immust I bustomania	V _{HYS}	MAX2266_B/E		410		>/	
Input Hysteresis	VHYS	MAX2266_C/F		80		mV	
Input Pullup Current	I _{PU}	MAX2266_B/C	-10	-5	-1.5	μA	
Input Pulldown Current	I _{PD}	MAX2266_E/F	1.5	5	10	μA	
Input Capacitance	C _{IN}	f _{SW} = 1MHz		2		pF	
Output Voltage High	V _{OH}	I _{OUT} = -4mA source	V _{DD} 0.4			V	
Output Voltage Low	V _{OL}	I _{OUT} = 4mA sink			0.4	V	

Dynamic Characteristics - MAX2266_C/MAX2266_F

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \\ (Note 2, Note 4)$

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
Common-Mode Transient Immunity	CMTI	IN_ = GND_ or V _D	_{DD_} (Note 5)		50		kV/μs
Maximum Data Data	DB	2.25V ≤ V _{DD} _ ≤ 5.	$2.25V \le V_{DD_{-}} \le 5.5V$				Mhaa
Maximum Data Rate	DR _{MAX}	1.71V ≤ V _{DD} _ < 2.		150			Mbps
Mr. B. Mr. W	D\\\	IN A CUIT	2.25V ≤ V _{DD} _ ≤ 5.5V			5	
Minimum Pulse Width	PW _{MIN}	IN_ to OUT_	5.5V 1.71V ≤ V _{DD} < 2.25V			6.67	ns
			4.5V ≤ V _{DD} _ ≤ 5.5V	4.4	6.2	9.5	
	y		$3.0V \le V_{DD} \le 3.6V$	4.8	7.0	11.2	
Propagation Delay (<i>Figure 1</i>)		IN_ to OUT_, C _L = 15pF	2.25V ≤ V _{DD} _ ≤ 2.75V	5.3	8.3	14.7	
			1.71V ≤ V _{DD} _ ≤ 1.89V	7.1	12.3	22.1	ns
		t _{PHL} IN_to OUT_, C _L = 15pF	4.5V ≤ V _{DD} _ ≤ 5.5V	4.6	6.5	9.9	
			$3.0V \le V_{DD} \le 3.6V$	5.0	7.3	11.6	
			2.25V ≤ V _{DD} _ ≤ 2.75V	5.4	8.5	14.9	
			1.71V ≤ V _{DD} _ ≤ 1.89V	7.2	12.1	21.8	
			4.5V ≤ V _{DD} _ ≤ 5.5V		0.4	2.0	
			$3.0V \le V_{DD} \le 3.6V$		0.4	2.0	
Pulse Width Distortion	PWD	tplh - tphl	2.25V ≤ V _{DD} _ ≤ 2.75V		0.3	2.0	ns
			1.71V ≤ V _{DD} _ ≤ 1.89V		0	2.0	
	topuu	$4.5V \le V_{DD} \le 5.5$	V			3.7	
	^t SPLH	$3.0V \le V_{DD} \le 3.6$	V			4.7	ns

 $(V_{DDA} - V_{GNDA} = 1.71V \text{ to } 5.5V, V_{DDB} - V_{GNDB} = 1.71V \text{ to } 5.5V, C_L = 15pF, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3V, V_{DDB} - V_{GNDB} = 3.3V, V_{GNDA} = V_{GNDB}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.}$

PARAMETER	SYMBOL	C	ONDITIONS	MIN	TYP	MAX	UNITS	
		2.25V ≤ V _{DD} _ ≤	2.75V			6.9		
		1.71V ≤ V _{DD} _ ≤	1.71V ≤ V _{DD} _ ≤ 1.89V			12.1		
Propagation Delay		4.5V ≤ V _{DD} _ ≤ 5	5.5V			4.0		
Skew Part-to-Part (Same Channel)	4	3.0V ≤ V _{DD} _ ≤ 3	3.6V			4.9		
(Came Chains)	^t SPHL	2.25V ≤ V _{DD} _ ≤	2.75V			7.0		
		1.71V ≤ V _{DD} _ ≤	1.89V			11.8		
Propagation Delay Skew Channel-to- Channel (Same Direction) (<i>Figure 1</i>)	^t SCSLH	1.71V ≤ V _{DD} _ ≤	5.5V			2.0	ns	
Propagation Delay Skew Channel-to- Channel (Same Direction (Figure 1)	tSCSHL	1.71V ≤ V _{DD} _ ≤	5.5V			2.0	ns	
		4.5V ≤ V _{DD} _ ≤ 5.5V				3.7		
	^t scolh	3.0V ≤ V _{DD} _ ≤ 3.6V				4.7		
Propagation Delay Skew Channel-to- Channel (Opposite		2.25V ≤ V _{DD} _ ≤	2.75V			6.9	ns	
		1.71V ≤ V _{DD} _ ≤	1.89V			12.1		
		4.5V ≤ V _{DD} _ ≤ 5.5V				4.0	115	
Direction)	tooouu	3.0V ≤ V _{DD} _ ≤	3.6V			4.9]	
	tscohl	2.25V ≤ V _{DD} _ ≤	2.75V			7.0		
		1.71V ≤ V _{DD} _ ≤ 1.89V				11.8		
Peak Eye Diagram Jitter	t _{JIT(PK)}	200Mbps			100		ps	
Clock Jitter RMS	t _{JCLK(RMS)}	500kHz clock in	put, rising/falling edges		11.1		ps	
			$4.5V \le V_{DD} \le 5.5V$			0.8	ns	
			$3.0V \le V_{DD} \le 3.6V$			1.1		
Rise Time (<u>Figure 1</u>)	t _R	C _L = 5pF	2.25V ≤ V _{DD} _ ≤ 2.75V			1.5		
			1.71V ≤ V _{DD} _ ≤ 1.89V			2.4		
			$4.5V \le V_{DD} \le 5.5V$			1.0		
			$3.0V \le V_{DD} \le 3.6V$			1.4		
Fall Time (Figure 1)	t _F	t _F	C _L = 5pF	2.25V ≤ V _{DD} _ ≤ 2.75V			1.9	ns
			1.71V ≤ V _{DD} _ ≤ 1.89V			3.0		

Dynamic Characteristics - MAX2266_B/MAX2266_E

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{GNDA} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \\ (Note 2, Note 4)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Common-Mode Transient Immunity	CMTI	IN_ = GND_ or V _{DD_} (Note 5)		50		kV/μs
Maximum Data Rate	DR _{MAX}		25		•	Mbps

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{GNDA} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$

Colitch Rejection IN_ to OUT_ 10	PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
$ \text{Propagation Delay} \\ \text{Figure 1} \\ \text{Propagation Delay} \\ \text{Figure 1} \\ \text{TepHL} \\ $	Minimum Pulse Width	PW _{MIN}	IN_ to OUT_				40	ns
$ \text{Propagation Delay} \\ \text{(Figure 1)} \\ \\ \text{Propagation Delay} \\ \text{(Figure 1)} \\ \\ \text{TpHL} \\ \\ \text{In_to OUT}_{C_L = 15pF}, \\ \\ \text{In_to OUT}_{C_L = 15pF}, \\ \\ \text{In_to OUT}_{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{3.0 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{3.0 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee V_{DD}}{1.710 \times V_{DD}} \leq \\ \frac{2.25 \vee \vee V_{DD}}{1.710 $	Glitch Rejection		IN_ to OUT_		10	17	29	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				$4.5V \le V_{DD} \le 5.5V$	16.7	22.6	30.7	
Propagation Delay (Figure 1) $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				$3.0V \le V_{DD} \le 3.6V$	17.0	23.4	32.2	
Propagation Delay (Figure 1) $ \begin{array}{c} & 1.89V & 19.6 & 28.8 & 42.8 \\ & 1.89V & 19.0 & 28.8 & 42.8 \\ & 1.89V & 16.4 & 22.7 & 32.1 \\ & 3.0V \leq V_{DD} \leq 3.6V & 16.8 & 23.5 & 33.8 \\ & 2.25V \leq V_{DD} \leq 2.75V & 17.3 & 24.8 & 36.7 \\ & 1.71V \leq V_{DD} \leq 1.89V & 19.0 & 28.4 & 43.7 \\ & 4.5V \leq V_{DD} \leq 3.6V & 0.2 & 4.0 \\ & 3.0V \leq V_{DD} \leq 3.6V & 0.2 & 4.0 \\ & 3.0V \leq V_{DD} \leq 3.6V & 0.2 & 4.0 \\ & 2.25V \leq V_{DD} \leq 2.75V & 0.3 & 4.0 \\ & 1.89V & 0.6 & 4.$		t _{PLH}	IN_ to OUT_, C _L = 15pF	2.75V	17.7	24.8	35.3	
$ \text{Pulse Width Distortion} \\ \text{Propagation Delay Skew Part-to-Part (Same Channel)} \\ \text{Psph.} \\ \\ \text{IN_to OUT_, C_L = 15pF}, \\ \\ \text{IIN_to V_DD \le 3.6V}, \\ \text{IIIN_to V_DD \equiv 3.6V}, \\ \\ \text{IIIN_to V_DD \equiv 3.6V}, \\ \text{IIIN_to V_DD \equiv 3.6V}, \\ \\ IIIN_to$	Propagation Delay			1.89V	19.6	28.8	42.8	
$ \begin{array}{ c c c c c c } \hline t_{PHL} & IN_ to OUT_C_L = 15pF \\ \hline \hline & 1.5pF \\ \hline & 1.5pHL \\ \hline & 1.5pF \\ $	(<u>Figure 1</u>)			$4.5V \le V_{DD} \le 5.5V$	16.4	22.7	32.1	ns
$ \text{Pulse Width Distortion} \text{PWD} \begin{bmatrix} C_L = 15 \text{pF} & \frac{2.75 \text{V}}{1.71 \text{V} \leq \text{V}_{DD}} \leq \\ \frac{2.75 \text{V}}{1.89 \text{V}} & 19.0 & 28.4 & 43.7 \\ \hline $					16.8	23.5	33.8	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		t _{PHL}	IN_ to OUT_, C _L = 15pF	2.75V	17.3	24.8	36.7	
Pulse Width Distortion $ PWD $				1.89V	19.0	28.4	43.7	
$ \text{Pulse Width Distortion} \qquad \text{PWD} \qquad \begin{array}{ c c c c c c } \hline & & & & & & & & & & & & & & & & & & $						0.2	4.0	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						0.2	4.0	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Pulse Width Distortion		t _{PLH} - t _{PHL}	2.75V		0.3	4.0	
Propagation Delay Skew Part-to-Part (Same Channel)				1.89V		0.6	4.0	
Propagation Delay Skew Part-to-Part (Same Channel)			$4.5V \le V_{DD} \le 5.5V$				14.0	
Propagation Delay Skew Part-to-Part (Same Channel)		ten u					13.8	ns
Skew Part-to-Part (Same Channel) $ \frac{4.5 \text{V} \le \text{V}_{DD} \le 5.5 \text{V}}{3.0 \text{V} \le \text{V}_{DD} \le 3.6 \text{V}} $ $ \frac{3.0 \text{V} \le \text{V}_{DD} \le 3.6 \text{V}}{2.25 \text{V} \le \text{V}_{DD} \le 2.75 \text{V}} $ $ \frac{13.5}{1.71 \text{V} \le \text{V}_{DD} \le 1.89 \text{V}} $ $ \frac{13.4}{1.71 \text{V} \le \text{V}_{DD} \le 1.89 \text{V}} $		OI LIT	_				15.2	
(Same Channel) $t_{SPHL} = \begin{cases} 4.5 \text{V} \leq \text{V}_{DD} \leq 5.5 \text{V} & 13.0 \\ \hline 3.0 \text{V} \leq \text{V}_{DD} \leq 3.6 \text{V} & 13.5 \\ \hline 2.25 \text{V} \leq \text{V}_{DD} \leq 2.75 \text{V} & 15.4 \\ \hline 1.71 \text{V} \leq \text{V}_{DD} \leq 1.89 \text{V} & 21.4 \end{cases}$			_				21.9	
t _{SPHL} $ \frac{3.0 \text{V} \leq \text{V}_{DD} \leq 3.6 \text{V}}{2.25 \text{V} \leq \text{V}_{DD} \leq 2.75 \text{V}} $ 13.5 $ \frac{2.25 \text{V} \leq \text{V}_{DD} \leq 2.75 \text{V}}{1.71 \text{V} \leq \text{V}_{DD} \leq 1.89 \text{V}} $ 21.4			_				13.0	
	,	tenu	$3.0V \le V_{DD} \le 3.6V$				13.5	
		SPAL	2.25V ≤ V _{DD} _ ≤ 2.75V				15.4	
							21.4	
Propagation Delay t_{SCSLH} $1.71V \le V_{DD} \le 5.5V$ 4.0	Propagation Delay	t _{SCSLH}	1.71V ≤ V _{DD} _ ≤ 5.5\	/			4.0	
Skew Channel-to- Channel (Same t_{SCSHL} 1.71V $\leq V_{DD} \leq 5.5V$ 4.0	Channel (Same	^t SCSHL	1.71V ≤ V _{DD} ≤ 5.5\	/			4.0	ns
4.5V ≤ V _{DD} ≤ 5.5V 14.0	/ \/		4.5V ≤ V _{DD} _ ≤ 5.5V				14.0	
3.0V ≤ V _{DD} ≤ 3.6V 13.8			$3.0V \le V_{DD} \le 3.6V$				13.8	
t _{SCOLH} $0.25V \le V_{DD} \le 2.75V$ $0.25V \le V_{DD} \le 2.75V$		^t SCOLH	2.25V ≤ V _{DD} ≤ 2.75	5V			15.2	
Propagation Delay 1.71V ≤ V _{DD} ≤ 1.89V 21.9								
Channel (Opposite 4.5V ≤ V _{DD} ≤ 5.5V 13.0								ns
Direction) $3.0V \le V_{DD} \le 3.6V$ 13.5								
t_{SCOHL} $2.25V \le V_{DD} \le 2.75V$ 15.4		^t SCOHL		5V				
$1.71V \le V_{DD} \le 1.89V$ 21.4								
	Peak Eye Diagram Jitter	t _{JIT(PK)}				250		ps
Rise Time 4.5V ≤ V _{DD} ≤ 5.5V 0.8	-	•	·	4.5V ≤ V _{DD} ≤ 5.5V			0.8	
		t _R	C _L = 5pF	_				ns

 $(V_{DDA} - V_{GNDA} = 1.71V \text{ to } 5.5V, V_{DDB} - V_{GNDB} = 1.71V \text{ to } 5.5V, C_L = 15pF, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3V, V_{DDA} - V_{GNDA} = 3.3V, V_{GNDA} = V_{GNDB}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	C	CONDITIONS	MIN	TYP	MAX	UNITS
			2.25V ≤ V _{DD} _ ≤			1.5	
			2.75V			1.5	
			1.71V ≤ V _{DD} _ ≤			2.4	
		1.89V			2.4		
Fall Time (<u>Figure 1</u>)		C _L = 5pF	$4.5V \le V_{DD} \le 5.5V$			1.0	
			$3.0V \le V_{DD} \le 3.6V$				
	t _F		2.25V ≤ V _{DD} _ ≤		4.0	1.0	ns
			2.75V		1.9		
			1.71V ≤ V _{DD} _ ≤			3 0	
			1.89V			3.0	

- **Note 1:** General purpose devices are 100% production tested at T_A = +25°C. Specifications over temperature are guaranteed by design and characterization. Automotive devices are 100% production tested at T_A = +25°C and T_A = +125°C.
- Note 2: Not production tested. Guaranteed by design and characterization.
- **Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective grounds (GNDA or GNDB), unless otherwise noted.
- **Note 4:** All measurements are taken with $V_{DDA} = V_{DDB}$, unless otherwise noted.
- Note 5: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB (V_{CM} = 1000V).

ESD Protection

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
ESD		Human Body Model, All Pins	±4	kV
ESD		IEC 61000-4-2 Contact, GNDB to GNDA	±8	kV

Test Circuit and Timing Diagram




Figure 1. Test Circuit (A) and Timing Diagram (B)

Table 1. Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V _{PR}	Method B1 = V _{IORM} x 1.875 (t = 1s, partial discharge < 5pC)	2250	V _P
Maximum Repetitive Peak Isolation Voltage	V _{IORM}	(Note 6)	1200	V _P
Maximum Working Isolation Voltage	V _{IOWM}	Continuous RMS voltage (Note 6)	848	V _{RMS}
Maximum Transient Isolation Voltage	V _{IOTM}	t = 1s (Note 6)	7000	V _P
Maximum Withstanding Isolation Voltage	V _{ISO}	f _{SW} = 60Hz, duration = 60s (Notes 6, 7)	5000	V _{RMS}
Maximum Surge Isolation Voltage	V _{IOSM}	Reinforced Insulation, test method per IEC 60065, V _{TEST} = 1.6 x V _{IOSM} = 12,800V _{PEAK} (Notes 6, 9)	8000	V _P
		V _{IO} = 500V, T _A = 25°C	>1012	
Isolation Resistance	R _{IO}	V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	Ω
		V _{IO} = 500V, T _S = 150°C	>10 ⁹	
Barrier Capacitance Side A to Side B	C _{IO}	f _{SW} = 1MHz (Note 8)	1.5	pF
Minimum Creepage Distance	CPG		8	mm
Minimum Clearance Distance	CLR		8	mm
Internal Clearance		Distance through insulation	0.021	mm
Comparative Tracking Index	CTI	Material Group II (IEC 60112)	>400	
Climate Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 6: V_{ISO} , V_{IOWM} , V_{IOTM} , V_{IORM} , and V_{IOSM} are defined by the IEC 60747-5-5 standard.

Note 7: The product is qualified at V_{ISO} for 60s and 100% production tested at 120% of V_{ISO} for 1s.

Note 8: Capacitance is measured with all pins on the A side and the B side tied together.

Note 9: Devices are immersed in oil during surge characterization.

Safety Regulatory Approvals

UL

The MAX22663-MAX22666 are certified under UL1577. For more details, refer to File E351759.

Rated up to $5000V_{RMS}$ isolation voltage for single protection.

cUL (Equivalent to CSA notice 5A)

The MAX22663-MAX22666 are certified up to 5000V_{RMS} for single protection. For more details, refer to File E351759.


VDE (Pending)


The MAX22663-MAX22666 are certified to DIN VDE V 0884-11: 2017-1. Reinforced Insulation, Maximum Transient Isolation Voltage $7000V_{PK}$, Maximum Repetitive Peak Isolation Voltage $1200V_{PK}$.


These couplers are suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.


Typical Operating Characteristics


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25$ °C, unless otherwise noted.)




























 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25^{\circ}C, unless otherwise noted.)$




























 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25^{\circ}C, unless otherwise noted.)$




























 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25$ °C, unless otherwise noted.)



















Pin Configurations




Pin Descriptions

	Р	IN			
MAX22663	MAX22664	MAX22665	MAX22666	NAME	FUNCTION
1	1	1	1	V_{DDA}	Power Supply Input for Side A. Bypass V _{DDA} to GNDA with a 0.1µF ceramic capacitor as close as possible to the pin.
2	2	2	2	IN1	Logic Input 1 on Side A. Corresponds to Logic Output 1 on Side B.
3	3	3	3	IN2	Logic Input 2 on Side A. Corresponds to Logic Output 2 on Side B.
4	4	4	4	IN3	Logic Input 3 on Side A. Corresponds to Logic Output 3 on Side B.
12	5	5	5	IN4	Logic Input 4 on Side A/B. Corresponds to Logic Output 4 on Side B/A.
11	11	6	6	IN5	Logic Input 5 on Side A/B. Corresponds to Logic Output 5 on Side B/A.
10	10	10	7	IN6	Logic Input 6 on Side A/B. Corresponds to Logic Output 6 on Side B/A.
8	8	8	8	GNDA	Ground Reference for Side A.
9	9	9	9	GNDB	Ground Reference for Side B.
7	7	7	10	OUT6	Logic Output 6 on Side B/A. OUT6 is the logic output for the IN6 input on Side A/B.
6	6	11	11	OUT5	Logic Output 5 on Side B/A. OUT5 is the logic output for the IN5 input on Side A/B.
5	12	12	12	OUT4	Logic Output 4 on Side B/A. OUT4 is the logic output for the IN4 input on Side A/B.
13	13	13	13	OUT3	Logic Output 3 on Side B. OUT3 is the logic output for the IN3 input on Side A.
14	14	14	14	OUT2	Logic Output 2 on Side B. OUT2 is the logic output for the IN2 input on Side A.
15	15	15	15	OUT1	Logic Output 1 on Side B. OUT1 is the logic output for the IN1 input on Side A.
16	16	16	16	V_{DDB}	Power Supply Input for Side B. Bypass V _{DDB} to GNDB with a 0.1µF ceramic capacitor as close as possible to the pin.

Functional Diagrams





Detailed Description

The MAX22663-MAX22666 are a family of 6-channel reinforced digital isolators in a 16 Wide SOIC package, with an isolation rating of 5kV_{RMS}. This family of devices offers all possible unidirectional channel configurations to accommodate any 6-channel design.

The MAX22663 features three channels transmitting digital signals in one direction and three channels transmitting in the opposite direction for applications such as isolated micro-controller interface. The MAX22664 offers four channels transmitting digital signals in one direction and two channels transmitting in the opposite direction, making them ideal candidates for applications such as isolated SPI. The MAX22665 provides five channels transmitting digital signals in one direction and one channel transmitting in the opposite direction. The MAX22666 features all six channels transmitting digital signals in one direction, which is suitable for applications such as isolated digital I/O.

The MAX22663-MAX22666 are available in a 16 Wide SOIC package with 8mm creepage and clearance, with an isolation rating of 5kV_{RMS}. This family of digital isolators offers the low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Analog Devices' proprietary process technology. The devices isolate different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.

Devices are available with a maximum data rate of either 25Mbps (B/E version) or 200Mbps (C/F version). The MAX2266_B/C feature default-high outputs. The MAX2266_E/F feature default-low outputs. The default is the state the output assumes when the input is not powered or if the input is open-circuit. The MAX22663-MAX22666 has two supply inputs (V_{DDA} and V_{DDB}) that independently set the logic levels on either side of the device. V_{DDA} and V_{DDB} are referenced to GNDA and GNDB, respectively. The MAX22663-MAX22666 also features a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

Digital Isolation

The family of devices provides reinforced galvanic isolation for digital signals that are transmitted between two ground domains. The MAX22663-MAX22666 can withstand differences of up to 5kV_{RMS} for up to 60 seconds, and up to 1200V_{PEAK} of continuous isolation.

AEC-Q100 Qualification

Devices with /V suffix are AEC-Q100 qualified. See the Ordering Information for all automotive grade part numbers.

Level Shifting

The wide supply voltage range of both V_{DDA} and V_{DDB} allows the MAX22663-MAX22666 to be used for level translation in addition to isolation. V_{DDA} and V_{DDB} can be independently set to any voltage from 1.71V to 5.5V. The supply voltage sets the logic level on the corresponding side of the isolator.

Unidirectional Channels

Each channel of the device is unidirectional; it only passes data in one direction, as shown in the <u>Functional Diagrams</u>. All devices feature six unidirectional channels that operate independently with guaranteed data rates from DC to 25Mbps (B/E version), or from DC to 200Mbps (C/F version). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

Startup and Undervoltage-Lockout

The V_{DDA} and V_{DDB} supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply, all outputs go to their default states regardless of the state of the inputs as seen in <u>Table 2 Figure 2</u> through <u>Figure 5</u> show the behavior of the outputs during power-up and power-down.

Fig03

5V/div

2V/div


2V/div

2V/div

Table 2. Output Behavior During Undervoltage Conditions

V _{IN} _	V_{DDA}	V_{DDB}	V _{OUTA}	V _{OUTB}
1	Powered	Powered	High	High
0	Powered	Powered	Low	Low
Х	Undervoltage	Powered	Default	Default
Х	Powered	Undervoltage	Default	Default

Note: "X" is don't care.



OUT_B

 V_{DDA}

 V_{DDB}


OUT_A


Figure 2. Undervoltage Lockout Behavior, MAX2266_B/C, Inputs set to High

Figure 3. Undervoltage Lockout Behavior, MAX2266_E/F, Inputs set to High

MAX2266_E/F

INPUTS SET TO HIGH








Figure 5. Undervoltage Lockout Behavior, MAX2266_E/F, Inputs set to Low


Safety Limit

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX22663-MAX22666 can dissipate excessive amounts of power. Excessive power dissipation can damage the die and result in damage to the isolation barrier, potentially causing downstream issues. <u>Table 3</u> shows the safety limits for the MAX22663–MAX22666.

The maximum safety temperature (T_S) for the device is the 150°C maximum junction temperature specified in the <u>Absolute Maximum Ratings</u>. The power dissipation (P_D) and junction-to-ambient thermal impedance (θ_{JA}) determine the junction temperature. Thermal impedance values (θ_{JA} and θ_{JC}) are available in the <u>Package Information</u> section and power dissipation calculations are discussed in the <u>Calculating Power Dissipation</u> section. Calculate the junction temperature (T_J) as:

$$T_J = T_A + (P_D \times \theta_{JA})$$

<u>Figure 6</u> shows the thermal derating curve for safety limiting the power of the devices, and <u>Figure 7</u> shows the thermal derating curve for safety limiting the current of the devices. Ensure that the junction temperature does not exceed 150°C.








Figure 7. Thermal Derating Curve for Safety Current Limiting

Table 3. Safety Limiting Values

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNIT
Safety Current on Any Pin (No Damage to Isolation Barrier)	IS	T _J = 150°C, T _A = 25°C	300	mA
Total Safety Power Dissipation	PS	T _J = 150°C, T _A = 25°C	1868	mW
Maximum Safety Temperature	T _S		150	°C

Applications Information

Power-Supply Sequencing

The MAX22663-MAX22666 do not require any special power supply sequencing. The logic levels are set independently on either side by V_{DDA} and V_{DDB} . Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_{DDA} and V_{DDB} with $0.1\mu F$ low-ESR ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power supply input pins as possible.

Layout Considerations

The PCB designer should follow some critical recommendations in order to get the best performance from the design.

- · Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the high-speed signal layer.
- Keep the area underneath the devices free from ground and signal planes. Any galvanic or metallic connection between Side A and Side B defeats the isolation.

Calculating Power Dissipation

The required current for a given supply (V_{DDA} or V_{DDB}) can be estimated by summing the current required for each channel. The supply current for a channel depends on whether the channel is an input or an output, the channel's data rate, and the capacitive or resistive load if it is an output. The typical current for input or output at any data rate can be estimated from the graphs in <u>Figure 8</u> and <u>Figure 9</u>. Note that the data in <u>Figure 8</u> and <u>Figure 9</u> are extrapolated from the supply current measurements in a typical operating condition.

The total current for a single channel is the sum of the no-load current (shown in <u>Figure 8</u> and <u>Figure 9</u>) which is a function of voltage and data rate, and the load current, which depends on the type of load. Current into a capacitive load is a function of the load capacitance, the switching frequency, and the supply voltage.

$$I_{CL} = C_L \times f_{SW} \times V_{DD}$$

where:

ICI is the current required to drive the capacitive load.

C_I is the load capacitance on the isolator's output pin.

f_{SW} is the switching frequency (bits per second/2).

V_{DD} is the supply voltage on the output side of the isolator.

Current into a resistive load depends on the load resistance, the supply voltage, and the average duty cycle of the data waveform. The DC load current can be conservatively estimated by assuming the output is always high.

$$I_{RL} = V_{DD} \div R_{L}$$

where:

I_{RL} is the current required to drive the resistive load.

V_{DD} is the supply voltage on the output side of the isolator.

R_L is the load resistance on the isolator's output pin.

Example (See <u>Figure 10</u>): A MAX22664C is operating with V_{DDA} = 2.5V, V_{DDB} = 3.3V, channel 1 operating at 20Mbps with a 15kΩ resistive load; channel 2 operating at 100Mbps with a 10pF capacitive load; channel 3 is not in use and the resistive load is negligible since the isolator is driving a CMOS input; channel 4 held high with a 10kΩ resistive load; channel 5 operating at 50Mbps with a 20kΩ resistive load; and channel 6 operating at 200Mbps with a 15pF capacitive load. Refer to <u>Table 4</u> and <u>Table 5</u> for V_{DDA} and V_{DDB} supply current calculation worksheets.


V_{DDA} must supply (with $V_{DDA} = 2.5V$):


- Channel 1 is an input channel operating at 2.5V and 20Mbps, consuming 0.35mA, estimated from <u>Figure 8</u>.
- Channel 2 is an input channel operating at 2.5V and 100Mbps, consuming 1.19mA, estimated from Figure 8.
- Channels 3 and 4 are input channels operating at 2.5V with DC signal, consuming 0.14mA, estimated from Figure 8.
- Channel 5 is an output channel operating at 2.5V and 50Mbps, consuming 0.52mA, estimated from Figure 9.
- I_{RL} on channel 5 for 20kΩ resistive load at 2.5V and switching at 50Mbps with 50% duty cycle is 0.0625mA.
- Channel 6 is an output channel operating at 2.5V and 200Mbps, consuming 1.31mA, estimated from Figure 9.
- Ici on channel 6 for 15pF capacitive load at 2.5V and 200Mbps is 3.75mA.

Total current for Side A = 7.46mA (typ).

V_{DDB} must supply (with $V_{DDB} = 3.3V$):

- Channel 1 is an output channel operating at 3.3V and 20Mbps, consuming 0.40mA, estimated from <u>Figure 9</u>.
- I_{RL} on channel 1 for 15k Ω resistive load at 3.3V and switching at 20Mbps with 50% duty cycle is 0.11mA.
- Channel 2 is an output channel operating at 3.3V and 100Mbps, consuming 0.96mA, estimated from Figure 9.
- I_{CL} on channel 2 for 10pF capacitive load at 3.3V and 100Mbps is 1.65mA.
- Channels 3 and 4 are output channels operating at 3.3V with DC signal, consuming 0.26mA, estimated from *Figure* 9.
- I_{RL} on channel 4 for 10kΩ resistive load held at 3.3V is 0.33mA.
- Channel 5 is an input channel operating at 3.3V and 50Mbps, consuming 0.68mA, estimated from <u>Figure 8</u>.
- Channel 6 is an input channel operating at 3.3V and 200Mbps, consuming 2.29mA, estimated from <u>Figure 8</u>. Total current for Side B = 6.94mA (typ).








Figure 9. Supply Current Per Output Channel (Calculated)




Figure 10. Example Circuit for Supply Current Calculation


Table 4. Side A Supply Current Calculation Worksheet

SIDE A	V _{DDA} = 2.5V							
CHANNEL	IN/OUT DATA RATE (Mbps)		LOAD TYPE LOAD		"NO LOAD" CURRENT (mA)	LOAD CURRENT (mA)		
1	IN	20			0.35			
2	IN	100			1.19			
3	IN	0			0.14			
4	IN	0			0.14			
5	OUT	50	Resistive	20kΩ	0.52	2.5V / 20kΩ x 0.5 = 0.0625mA		
6	OUT	200	Capacitive	15pF	1.31	2.5V x 100MHz x 15pF = 3.75mA		
	Total: 7.46mA							


Table 5. Side B Supply Current Calculation Worksheet

SIDE B	V _{DDB} = 3.3V							
CHANNEL	IN/OUT	DATA RATE (Mbps)	LOAD TYPE	LOAD	"NO LOAD" CURRENT (mA)	LOAD CURRENT (mA)		
1	OUT	20	Resistive	15kΩ	0.40	$3.3V / 15k\Omega \times 0.5 = 0.11mA$		
2	OUT	100	Capacitive	10pF	0.96	3.3V x 50MHz x 10pF = 1.65mA		
3	OUT	0			0.26			
4	OUT	0	Resistive	10kΩ	0.26	$3.3V / 10k\Omega = 0.33mA$		
5	IN	50			0.68			
6	IN	200			2.29			
	Total: 6.94mA							

Typical Application Circuit



Product Selector Guide



Ordering Information

PART NUMBER	CHANNEL CONFIGURATION	DATA RATE (Mbps)	DEFAULT OUTPUT	ISOLATION VOLTAGE (kV _{RMS})	TEMPERATURE RANGE	PIN- PACKAGE		
GENERAL PURPOSE DEVICES								
MAX22663BAWE+*	3/3	25	High	5	-40°C to +125°C	16-WSOIC		
MAX22663CAWE+*	3/3	200	High	5	-40°C to +125°C	16-WSOIC		
MAX22663EAWE+*	3/3	25	Low	5	-40°C to +125°C	16-WSOIC		
MAX22663FAWE+*	3/3	200	Low	5	-40°C to +125°C	16-WSOIC		
MAX22664BAWE+*	4/2	25	High	5	-40°C to +125°C	16-WSOIC		
MAX22664CAWE+	4/2	200	High	5	-40°C to +125°C	16-WSOIC		
MAX22664EAWE+*	4/2	25	Low	5	-40°C to +125°C	16-WSOIC		
MAX22664FAWE+*	4/2	200	Low	5	-40°C to +125°C	16-WSOIC		
MAX22665BAWE+*	5/1	25	High	5	-40°C to +125°C	16-WSOIC		
MAX22665CAWE+*	5/1	200	High	5	-40°C to +125°C	16-WSOIC		
MAX22665EAWE+*	5/1	25	Low	5	-40°C to +125°C	16-WSOIC		
MAX22665FAWE+	5/1	200	Low	5	-40°C to +125°C	16-WSOIC		
MAX22666BAWE+*	6/0	25	High	5	-40°C to +125°C	16-WSOIC		
MAX22666CAWE+	6/0	200	High	5	-40°C to +125°C	16-WSOIC		
MAX22666EAWE+*	6/0	25	Low	5	-40°C to +125°C	16-WSOIC		
MAX22666FAWE+*	6/0	200	Low	5	-40°C to +125°C	16-WSOIC		
AUTOMOTIVE DEVICE	ES							

MAX22663BAWE/V+*	3/3	25	High	5	-40°C to +125°C	16-WSOIC
MAX22663CAWE/V+*	3/3	200	High	5	-40°C to +125°C	16-WSOIC
MAX22663EAWE/V+*	3/3	25	Low	5	-40°C to +125°C	16-WSOIC
MAX22663FAWE/V+*	3/3	200	Low	5	-40°C to +125°C	16-WSOIC
MAX22664BAWE/V+*	4/2	25	High	5	-40°C to +125°C	16-WSOIC
MAX22664CAWE/V+	4/2	200	High	5	-40°C to +125°C	16-WSOIC
MAX22664EAWE/V+*	4/2	25	Low	5	-40°C to +125°C	16-WSOIC
MAX22664FAWE/V+*	4/2	200	Low	5	-40°C to +125°C	16-WSOIC
MAX22665BAWE/V+*	5/1	25	High	5	-40°C to +125°C	16-WSOIC
MAX22665CAWE+/V*	5/1	200	High	5	-40°C to +125°C	16-WSOIC
MAX22665EAWE+/V*	5/1	25	Low	5	-40°C to +125°C	16-WSOIC
MAX22665FAWE+/V*	5/1	200	Low	5	-40°C to +125°C	16-WSOIC
MAX22666BAWE+/V*	6/0	25	High	5	-40°C to +125°C	16-WSOIC
MAX22666CAWE+/V*	6/0	200	High	5	-40°C to +125°C	16-WSOIC
MAX22666EAWE+/V*	6/0	25	Low	5	-40°C to +125°C	16-WSOIC
MAX22666FAWE+/V*	6/0	200	Low	5	-40°C to +125°C	16-WSOIC

^{*}Future product - contact Analog Devices for availability.

Chip Information

PROCESS: BICMOS

⁺Denotes a lead (Pb)-free/RoHS-compliant package.

N Denotes an automotive qualified part.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION			
0	12/22	Release for Market Intro	_		
1	9/23	Removed future product designation from MAX22666CAWE+ in the Ordering Information section	26		