

Datasheet - MAP361



3-CH Average Current Control Buck Controller for LED Backlight

General Description

MAP3613 is a 3 channel average-mode current control buck controller for LED backlight application. It does not require an additional dimming MOSFET and utilizes constant off-time control and average current control feedback without external loop compensation or high-side current sensing.

MAP3613 features $\pm 1\%$ CS voltage accuracy and has dedicated analog dimming input up to 3V. It can be powered from 8.5V ~ 18V supply.

MAP3613 provides MOSFET DS short and freewheeling diode open detection(FLT output), sense resistor short protection, SCP, ODP and UVLO.

MAP3613 is available 20 leads SOIC with Halogenfree (fully RoHS compliant).

Features

- 8.5V to 18V Input Voltage Range
- Average-Mode Current Control
- Programmable Constant Off-time
 - Independent Setting per Channel
- Up to 3V Analog Dimming Input
- ±1% CS Voltage Accuracy
- Independent Direct PWM Dimming Input
- **Fault Output**
 - MOSFET Drain-Source Short
 - Free-Wheeling Diode Open
- **Short Circuit Protection**
- Sense Resistor Short Protection
- **Over-Duty Protection**
- UVLO
- 20 Leads SOIC Package with Halogen-free


Applications

- High Brightness white LED backlighting for LCD
- General LED lighting applications

Ordering Information


Part Number	Top Marking	Ambient Temperature Range	Package	RoHS Status
MAP3613SIRH	MAP3613	-40°C to +85°C	20Leads SOIC	Halogen Free

Typical Application





Pin Configuration



Pin Description


24leads SOIC	Name	Description
1	PGND1	Power GND for CH1
2	CS1	External current sense for CH1(Note 1)
3	GATE1	GATE driver output to drive external NMOSFET for CH1
4	GND	Ground
5	VCC	Power supply input. Need external bypass capacitor
6	TOFF	Setting for GATE off-time(Note 2)
7	NC	No Connection (Note 3)
8	GATE2	GATE driver output to drive external NMOSFET for CH2
9	CS2	External current sense for CH2(Note 1)
10	PGND2	Power GND for CH2
11	PGND3	Power GND for CH3
12	CS3	External current sense for CH3(Note 1)
13	GATE3	GATE driver output to drive external NMOSFET for CH3
14	SEL	Logic input for selecting OD1 or OD2 protection. Default logic 'Low' (Note 4)
15	MODE	Enable logic input for Over-Duty protection. Default logic 'Low' (Note 5)
16	PWM3	PWM signal input for CH3
17	PWM2	PWM signal input for CH2
18	PWM1	PWM signal input for CH1
19	FLT	Fault Output
20	ADIM	Setting for LED current thru external DC voltage

Note 1: Connect external resistor to PGNDx to sense the external power MOSFETx source current as shown in typical application

Note 2: Connect external resistor to GND to set GATE off-time as shown in typical application

Note 4: Logic 'H' → ODP disable, Logic 'L' or floating → ODP enable





Absolute Maximum Ratings^(Note 1)

Symbol	Parameter	Min	Max	Unit
$V_{VCC}, V_{GATEx}, V_{PWMx}, V_{MODE}, V_{SEL}$	VCC, GATEx, PWMx, MODE, SEL pins Voltage	-0.3	20	V
V _{CSx} , V _{TOFF,} V _{ADIM} , V _{FLT} CSx, TOFF, ADIM, FLT pins Voltage		-0.3	5.5	V
T _{PAD}	Soldering Lead/ Pad Temperature 10sec		300	°C
TJ	Junction Temperature	-40	+150	°C
T _s	Storage Temperature	-65	+150	°C
ESD	HBM on All Pins (Note 2)	-2000	+2000	V
L3D	MM on All Pins (Note 3)	-200	+200	٧

Note 1: Stresses beyond the above listed maximum ratings may damage the device permanently. Operating above the recommended conditions for extended time may stress the device and affect device reliability. Also the device may not operate normally above the recommended operating conditions. These are stress ratings only.

Note 2: ESD tested per JESD22A-114.

Note 3: ESD tested per JESD22A-115.

Recommended Operating Conditions (Note 1)

Parameter		Min	Max	Unit
$V_{ m Vcc}$	Supply Input Voltage	8.5	18.0	V
V_{ADIM}	ADIM Input Range	0.5	3.0	V
T _A	Ambient Temperature (Note 2)	-40	+85	°C

Note 1: Normal operation of the device is not guaranteed if operating the device over outside range of recommended conditions.

Note 2: The ambient temperature may have to be derated if used in high power dissipation and poor thermal resistance conditions.

Package Thermal Resistance (Note 1)

Parameter		θЈА	θJC	Unit
MAP3613SIRH	20 Leads SOIC	51.1	25.1	℃W

Note 1: Multi-layer PCB based on JEDEC standard (JESD51-7)

MAP3613 - 3-CH Average Current Control Buck Controller for LED Backlight



Electrical Characteristics


Unless noted, V_{VCC} = 12V, C_{VCC} = 1.0 μ F, and typical values are tested at T_A = 25°C.


Commiss	Parameter	Test Condition	Min	Тур	Max	Unit
Supply	T	T	T	1		
V _{VCC}	Input Voltage Range		8.5		18	V
ΙQ	Quiescent Current	$V_{PWM} = 5V, V_{CS} = 0V$		5		mA
V_{UVLO}	Under Voltage Lockout	Release threshold(rising V _{VCC})	7.5	8.0	8.5	V
	Threshold Voltage on VCC pin	Lockout hysteresis(falling V _{VCC})	0.5	1.0	1.5	
OFF Time	r		ı	1	1	
t _{OFF}	GATEx Off-time	R _{TOFF} =52kΩ	4.5	5.0	5.5	us
-011		R _{TOFF} =104kΩ	9	10	11	
t _{ON_MIN}	Min. On-Time (Note 1)			300		ns
t _{ON_MAX}	Max. On-Time	V _{ADIM} = 3V		37		us
t _{OFF_MIN}	Min. Off-Time			1.2	1.5	us
D _{MAX}	Max. Duty Cycle (Note 1)	$V_{ADIM} = 3V$, $t_{OFF}=1.2us$		97		%
GATE Driv			<u>, </u>	1	1	
I _{SOURCE}	GATEx Source Current	$V_{GATEx} = 0V,$	400			mA
I _{SINK}	GATEx Sink Current	$V_{GATEx} = V_{VCC} = 12V$	800			mA
t _{RISE}	GATEx Output Rising Time	$C_{GATEx}=1nF, V_{VCC}=12V$		50	85	ns
t _{FALL}	GATEx Output Falling Time	$C_{GATEx}=1nF, V_{VCC}=12V$		25	45	ns
	ense & Dimming		•	T	1	
V_{ADIM}	ADIM Input Voltage Range		0.5		3.0	V
A_V	VADIM to CSx Voltage Ratio			0.5075		V/V
V_{CSx}	CSx Voltage	$V_{ADIM} = 0.5V$	0.2512		0.2563	V
V CSx	COX Voltage	$V_{ADIM} = 3.0V$	1.5073		1.5377	V
t_{LEB}	Leading Edge Blanking Time	(Note 1)		300		ns
Logic Inte	erface					
V_{PWMx}	Logic Input Level on	V _{PWMx_L} : Logic Low			0.8	V
V PWMx	PWMx pins	V _{PWMx_H} : Logic High	2.0			V
R_{PWMx}	Pull-down Resistor on PWMx pins	$V_{PWMx} = 4V$	50	100	150	k Ω
\/	Logic Input Loyal on MODE nin	V _{MODE_L} : Logic Low			0.8	V
V_{MODE}	Logic Input Level on MODE pin	V _{MODE_H} : Logic High	2.0			V
R _{MODE}	Pull-down Resistor on MODE pin	$V_{MODE} = 4V$	50	100	150	k Ω
\/	Logic Input Louis on CEL nin	V _{SEL_L} : Logic Low			0.8	V
V_{SEL}	Logic Input Level on SEL pin	V _{SEL_H} : Logic High	2.0			
R _{SEL}	Pull-down Resistor on SEL pin	V _{SEL} = 4V	50	100	150	k Ω
Protection	n					
V _{SCP}	SCP Detection Threshold Voltage		2.375	2.500	2.625	V
	on CS pins		2.070		2.020	
t _{DELAY}	SCP Delay Time			300		ns
t _{RESTART}	Restart Time			1		ms
V_{CSP}	RCS Short Detection Threshold Voltage on CS pin		0.15	0.20	0.25	V
t _{CSP}	RCS Short Detection Time			30		us
CSP		V _{PWMx_H} : Logic High	2.375	2.500	2.625	us
V_{SCPDS}	MOSFET DS Short Detection Threshold Voltage on CS pin	V _{PWMx_H} . Logic High V _{PWMx_L} : Logic Low				V
4		V _{PWMx_L} . Lugic Luw	0.65	0.70	0.75	
t _{SCPDS}	MOSFET DS Short Detection Time			30		us
V_{OPEN}	Free-wheeling Diode Open Detection Threshold Voltage on CS pin		0.17	0.20	0.23	V
t _{OPEN}	Free-wheeling Diode Open Detection Time	f _{GATE} =50kHz		320		us
t _{OPENMASK}	Free-wheeling Diode Open Detection Mask Time	(Note 1)		200		ns
V _{FLT}	FLT pin High Voltage		4.5	-	5	V
R _{FLT}	FLT pin Internal Resistance	I _{FLT} =100uA	500	1000	1500	Ω
	Protection Duty for OD1	IFLI-100UA	55	57	59	<u>%</u>
D _{OD1}	· · · · · · · · · · · · · · · · · · ·					% %
D _{OD2}	Protection Duty for OD2	V CND on Floating	35	37	39	
$t_{\sf OD}$	Auto-Restart time for OD1/2	V_{MODE} = GND or Floating	1	200	Ī	ms


Note 1: These parameters, although guaranteed by design, are not tested in mass production.




Unless otherwise noted, V_{VCC} = 12V and T_{A} = 25°C.













Unless otherwise noted, V_{VCC} = 12V and T_A = 25°C.

















t_{OFF} vs. Temp



V_{SCP} vs. Temp









Unless otherwise noted, V_{VCC} = 12V and T_A = 25°C.


RoHS Compliant




SCP(Inductor Short Free-Wheeling Diode Open Detection(FLT) 20V/div GATEx **GATEX** 20V/div 2ms/div **DRAIN**x 100V/div VCSx 0.5V/div 1ms/div 1V/div **VCSx** ILx 0.5A/div FLT 2V/div

MOSFET DS Short Detection(@ PWM On/High VIN, FLT) MOSFET DS Short Detection(@ PWM On/Low VIN, FLT)





Unless otherwise noted, V_{VCC} = 12V and T_A = 25°C.



Functional Description

GENERAL DESCRIPTION


The MAP3613 is a 3-channel low-side single switch control, constant off-time buck controller optimized to LED backlight applications. The IC employs unique average-mode current control architecture which provides precise LED current accuracy. It does not require any external loop compensation or high side current sensing.

The IC operates at continuous conduction mode to reduce output ripple, thus small output capacitor is available. The off-time is user adjustable through the selection of an external resistor, this allows the design to be optimized for a given switching frequency range and supports wide range of input voltages.

MAX. ON-TIME

11

The max. on-time of GATE is limited according to ADIM voltage as following graph.



Care should be taken to choose input voltage which should not exceed this on-time limit(especially OD2 mode).

The on-time of GATE can be calculated by following equations.

$$D = \frac{V_{LED}}{V_{IN}}$$

$$t_{OFF}[us] = \frac{38.4}{400} \times R_{TOFF}[k\Omega]$$

$$t_{ON} = \frac{D \times t_{OFF}}{1 - D}$$

Finally, $t_{ON} < t_{ON_MAX_Min\ Value}$

TOFF SETTING

The off-time of the GATE driver is programmed by an external resistor connected between the TOFF pin and ground. Do not leave this pin open. The off-time is calculated by following equation.

$$R_{TOFF} = \frac{0.4 \times t_{OFF}[us] \times 1000}{38.4} [k\Omega]$$

LED CURRENT

The LED current is calculated by following equation.

$$I_{LED} = \frac{0.5075 \times V_{ADIM}}{R_{CS}} [A]$$

The ADIM voltage range is from 0.5V to 3V.

In terms of total system accuracy of LED current, the larger inductance and the slower switching frequency, the better accuracy.


PWM DIMMING

The brightness control of the LEDs is performed by a pulse-width modulation. The GATE output is valid only at PWM on period. This means that the GATE maintains off-state as long as PWM signal is logic low.

Care should be taken to test at low PWM duty-cycle because the output capacitor can affect rising and falling time of LED current due to its charging and discharging time.

SOFT-START

The MAP3613 operates at peak current mode at initial start-up and every rising edge of PWM input to smooth inductor current ramp-up(output capacitor charging phase). The number of peak-controlled switch cycles is 8 times at initial start-up and 2 times at every PWM rising edge as following figure.





UVLO

The MAP3613 has an Internal LDO regulator to supply internal circuit and GATE driver. This LDO is powered up when the VCC voltage rises to UVLO release threshold.

If the voltage on the VCC pin falls below UVLO lockout threshold, the device turns-off the GATE output and be reset. This ensures fail-safe operation for VCC input voltage falling.

FLT OUTPUT

If any of following events occurs, the FLT pin goes to logic HIGH state immediately. The protection status is latched and can be cleared by applying a complete power-on-reset(POR).

MOSFE Drain-Source Short Free-wheeling Diode Open

FREE-WHEELING DIODE OPEN DETECTION

If the CS voltage exceeds typ. 0.2V(V_{OPEN}) at the GATE is off-state due to free-wheeling diode open and lasts for 16 GATE cycles, the FLT pin goes to logic HIGH state immediately. Therefore, in case the GATE frequency is 50kHz then the FLT will go to logic HIGH state about 320us later.

MOSFET DRAIN-SOURCE SHORT DETECTION

The CS voltage depends on input voltage(VIN) and sense resistor(RCS) value at short status between drain and source of MOFSET.

In case the following drain-source short events of external MOSFET occur, the FLT pin goes to logic HIGH state immediately.

CASE(1) - At dimming(PWM=logic HIGH) and VIN is high enough:

At first, SCP will be happened. Even though the GATE is off-state by SCP, if the CS voltage exceeds typ. 2.5V for more than 30us.


CASE(2) - At dimming(PWM=logic HIGH) and VIN is not high enough:


The CS voltage cannot reach 2.5V V_{SCPDS} threshold. In this case, if the CS voltage exceeds typ. 0.2V(V_{OPEN}) at GATE off period and lasts for 16 GATE cycles.

CASE(3) – At PMW Logic LOW:

Even though the GATE is off-state, if the CS voltage exceeds typ. 0.7V for more than 30us.


Following two timing charts show this operation.





SCP

If the CS voltage rises V_{SCP} during normal operation, the MAP3613 turns-off the GATE output after t_{DELAY}(typ. 300ns) time. The auto-restart time is typ. $1ms(t_{RESTART})$. This protects for hard instantaneous short such as catch diode, inductor or LED bar short.



RCS SHORT PROTECTION

If the CS pin is shorted to GND due to current sense resistor(R_{CS}) short, there is a potential danger of the over-current condition not being detected. The MAP3613 can protect this short event.

If the CS pin voltage is equal or lower than typ. $0.2V(V_{CSP})$ for more than typ. $30us(t_{CSP})$, the IC turns off the GATE output immediately.

MAP3613 – 3-CH Average Current Control Buck Controller for LED



External Components Selection

Inductor

In order to achieve accurate constant current output, the MAP3613 is required to operate in Continuous Conduction Mode (CCM) under all operating conditions. In general, the magnitude of the inductor ripple current should be kept as small as possible. If the PCB size is not limited, higher inductance values result in better accuracy of the output current. However, in order to minimize the physical size of the circuit, an inductor with minimum physical outline should be selected such that the converter always operates in CCM and the peak inductor current does not exceed the saturation current limit of the inductor.

The Min. inductance(boundary inductance) which guarantees CCM operation can be calculated as;

$$\Delta I_{IB} = 2I_{OUT}$$

$$L_{MIN} = \frac{V_{OUT}}{\Delta I_{LR}} \times t_{OFF} = \frac{V_{OUT} \times (1 - D)}{2 \times I_{OUT} \times f_{SW}}$$

The ripple current through chosen inductor is as following equation;

$$\Delta I_L = \frac{(V_{IN} - V_{OUT}) \times D}{L \times f_{SW}}$$

For example, in case V_{IN} =175V, V_{OUT} =135V, $I_{OUT}(I_{LED})$ =425mA, f_{SW} =50kHz and target ripple current=300mA;

$$D = \frac{V_{OUT}}{V_{IN}} = \frac{135}{175} = 0.77$$

$$L_{MIN} = \frac{V_{OUT} \times (1 - D)}{2 \times I_{OUT} \times f_{SW}} = \frac{135 \times (1 - 0.77)}{2 \times 0.425 \times 50 \times 10^{3}} = 0.73[mH]$$

The ripple current at L_{MIN} is $2*I_{\text{OUT}}=850[\text{mA}]$ and this is too large to use.

For target ripple current(ΔI_L =300mA);

$$L = \frac{(V_{IN} - V_{OUT}) \times D}{\Delta I_L \times f_{SW}} = \frac{(175 - 135) \times 0.77}{0.3 \times 50 \times 10^3} = 2.05 [mH]$$

In this case, the chosen conventional inductor is 2mH/1A.

MOSFET

The power MOSFET is chosen based on maximum stress voltage, maximum peak MOSFET current, total power losses, maximum allowed operating temperature and the driver capability of the MAP3613.

Maximum stress voltage on the power MOSFET (drain-source voltage) for this buck converter is equal to the input voltage. The power MOSFET must be selected with some voltage margin. For example, if the input voltage is maximally 400 V, then maximum drain-source voltage should be 450 V or higher.

Maximum peak MOSFET current was selected in order to calculate the inductor size. Also in this case, the power MOSFET must be chosen with some current margin.

The power losses in the MOSFET can be separated into conduction losses and switching losses. The conduction loss, P_{COND} , is the I2R loss across the MOSFET. The conduction loss is given by;

$$P_{COND} = R_{DS(ON)} \times I_{RMS}^2 \times k$$

Where, k is the temperature coefficient of the MOSFET.

The switching loss is related to Q_{GD} and Q_{GS1} which determine the commutation time. Q_{GS1} is the charge between the threshold voltage and the plateau voltage when a driver charges the gate, which can be read in the chart of V_{GS} vs. Q_{G} of the MOSFET datasheet. Q_{GD} is the charge during the plateau voltage. These two parameters are needed to estimate the turn on and turn off loss.

$$\begin{split} P_{SW} &= \frac{Q_{GS1} \times R_G}{V_{DR} - V_{TH}} \times V_{DS} \times I_{IN} \times f_{SW} \\ &+ \frac{Q_{GD} \times R_G}{V_{DR} - V_{PIT}} \times V_{DS} \times I_{IN} \times f_{SW} \end{split}$$

where V_{TH} is the threshold voltage, V_{PLT} is the plateau voltage, R_G is the gate resistance, V_{DS} is the drain-source voltage, V_{DR} is the drive voltage

The total gate charge, Q_{G} , is used to calculate the gate drive loss. The expression is

$$P_{DR} = Q_G \times V_{DR} \times f_{SW}$$

Fast switching MOSFETs can cause noise spikes which may affect performance. To reduce these spikes a drive resistor can be placed between GATE pin and the MOSFET gate.

MAP3613 -



Freewheeling Diode

The freewheeling diode is chosen based on its maximum stress voltage, its maximum peak current and total power losses. The power losses are lower for a larger duty cycle and vice-versa, because the diode is opened (connected) during off-time.

Maximum voltage stress across the diode is equal to the input voltage V_{IN}, and therefore the power diode must be selected with some voltage margin. For example, if the input voltage is maximally 400 V, then maximum repetitive peak reverse voltage (V_{RRM}) should be 450 V or higher.

Maximum peak diode current is selected in order to calculate the inductor size. Also in this case, the catch diode must be selected with some current margin.

The voltage drop across the diode in a conducting state is primarily responsible for the losses in the diode. The power dissipated by the diode can be calculated as the product of the forward voltage and the output load current for the time that the diode is conducting. The switching losses which occur at the transitions from conducting to non-conducting states are very small compared to conduction losses and are usually ignored. The power dissipated by the catch diode is given by:

$$P_D = V_D \times I_O \times (1-D)$$

Where, V_D is the forward voltage drop of the freewheeling diode.

Input Capacitor

Select the input capacitor to ensure that the input voltage ripple is within a desired range (1% to 5% of the input bus voltage). The input capacitor is usually electrolytic and its ESR dominates its impedance.

A 4.7µF to 22µF electrolytic capacitor will usually suffice.


Output Capacitor

Selecting a suitable capacitor can reduce LED current ripple and increase LED life-time. Note that having too large of a capacitance will cause the LED current to respond slowly. The typical value of the capacitor is 0.33µF.


PCB LAYOUT GUIDE


A gate drive signal outputs from GATEx pins become noise source, which may cause malfunction of IC due to cross talk if placed by the side of an analog line. It is recommended to avoid placing the output line especially by the side of CSx, ADIM and TOFF pins as far as possible.


For GND layout, PGNDx pins should be connected as Y-connection from the VCC capacitor GND and the GNDs of current sense resistors should be separated and tied at input capacitor GND as following figure to improve noise immunity and avoid cross-talk between channels. To get better current accuracy, the GND of sense resistor should be close to corresponding PGNDx pin.




Physical Dimensions









Symbol	Dimension [mm]			
Symbol	Min	Nom	Max	
Α	-	-	2.65	
A1	0.05	-	0.30	
A2	2.05	-	2.40	
ь	0.31	-	0.51	
С	0.20		0.33	
D	12.54		13.00	
E	10.00		10.65	
E1	7.30		7.70	
e		1.27 BSC	:	
L	0.40	-	1.27	
L1	1.40 REF			
Θ	0°		8°	

20 Leads SOIC

agnaChip Semiconductor Ltd. doesn't not recommend the use of its products in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

MagnaChip reserves the right to change the specifications and circuitry without notice at any time. MagnaChip does not consider responsibility for use of any circuitry other than circuitry entirely included in a MagnaChip product.

MagnaChip is a registered trademark of MagnaChip Semiconductor Ltd.

MagnaChip Semiconductor Ltd.

891, Daechi-Dong, Kangnam-Gu, Seoul, 135-738 Korea Tel: 82-2-6903-3451 / Fax: 82-2-6903-3668 ~9

www.magnachip.com

Datasheet Revision History

Date	Version	Changes
2016-03-28	Version 1.0	Final release