




M69AW024B

16 Mbit (1M x16) 3V Asynchronous PSRAM

FEATURES SUMMARY

- SUPPLY VOLTAGE: 2.7 to 3.3V
- ACCESS TIME: 60ns, 70ns
- LOW STANDBY CURRENT: 70μA
- DEEP POWER DOWN CURRENT: 10μA
- LOW V_{CC} DATA RETENTION: 2.3V
- COMPATIBLE WITH STANDARD LPSRAM

Figure 1. Package



M69AW024B**TABLE OF CONTENTS**

FEATURES SUMMARY	1
Figure 1. Package.....	1
SUMMARY DESCRIPTION.....	4
Figure 2. Logic Diagram	4
Table 1. Signal Names	4
Figure 3. TFBGA Connections (Top view through package)	5
SIGNAL DESCRIPTIONS	6
Address Inputs (A0-A19).....	6
Data Inputs/Outputs (DQ8-DQ15).....	6
Data Inputs/Outputs (DQ0-DQ7).....	6
Chip Enable ($\overline{E1}$).....	6
Chip Enable ($\overline{E2}$).....	6
Output Enable ($\overline{G}$).....	6
Write Enable ($\overline{W}$).....	6
Upper Byte Enable ($\overline{UB}$).....	6
Lower Byte Enable ($\overline{LB}$).....	6
V _{CC} Supply Voltage.....	6
VSS Ground.....	6
Figure 4. Block Diagram	7
Table 2. Operating Modes	8
OPERATION	9
Power On Sequence	9
Read Mode	9
Write Mode	9
Standby Mode	9
Deep Power-down Mode.....	9
MAXIMUM RATING.....	10
Table 3. Absolute Maximum Ratings.....	10
DC AND AC PARAMETERS.....	11
Table 4. Operating and AC Measurement Conditions.....	11
Figure 5. AC Measurement Load Circuit.....	11
Figure 6. AC Measurement I/O Waveform	11
Table 5. Capacitance.....	12
Table 6. DC Characteristics.....	12
Table 7. Read and Standby Modes AC Characteristics	13
Figure 7. Output Enable Controlled, Read Mode AC Waveforms.....	15
Figure 8. Chip Enable Controlled, Read Mode AC Waveforms	15
Figure 9. Address Access After G Control, Read Mode AC Waveforms	16

Figure 10.Address Access After E1 Control, Read Mode AC Waveforms	16
Table 8. Write Mode AC Characteristics	17
Figure 11.E1 Controlled, Write AC Waveforms	19
Figure 12.W Controlled, Single Write AC Waveforms	19
Figure 13.W Controlled, Continuous Write AC Waveforms	20
Figure 14.E1 Controlled, Read/Write AC Waveforms	20
Figure 15.E1 Controlled, Read/Write AC Waveforms 2	21
Figure 16.G Controlled Read, W Controlled Write AC Waveforms	21
Figure 17.G Controlled Read, W Controlled Write AC Waveforms 2	22
Table 9. Power Down and Power-Up AC Parameters.	23
Figure 18.Standby Mode Entry AC Waveforms, After Read or Write	23
Figure 19.Power-down AC Waveforms	24
Figure 20.Power-up Mode AC Waveforms - 1.	24
Figure 21.Power-up Mode AC Waveforms - 2.	24
Figure 22.Power-up Mode AC Waveforms - 3.	25
Table 10. Low V_{CC} Data Retention Characteristics.	25
Figure 23.Low V_{CC} Data Retention AC Waveforms	25
PACKAGE MECHANICAL	26
Figure 24.TFBGA48 6x8mm - 6x8 Ball Array, 0.75mm Pitch, Package Outline, Bottom View	26
Table 11. TFBGA48 6x8mm - 6x8 Ball Array, 0.75mm Pitch, Package Mechanical Data.	26
PART NUMBERING	27
Table 12. Ordering Information Scheme	27
REVISION HISTORY	28
Table 13. Document Revision History	28

M69AW024B

SUMMARY DESCRIPTION

The M69AW024B is a 16 Mbit (16,777,216 bit) CMOS memory, organized as 1,048,576 words by 16 bits, and is supplied by a single 2.7V to 3.3V supply voltage range.

M69AW024B is a member of STMicroelectronics PSRAM memory family, based on the one-transistor per-cell architecture. These devices are manufactured using dynamic random access memory cells, to minimize the cell size, and maximize the amount of memory that can be implemented in a given area.

However, through the use of internal control logic, the device is fully static in its operation, requiring no external clocks or timing strobes, and has a standard Asynchronous SRAM Interface.

The internal control logic of the M69AW024B handles the periodic refresh cycle, automatically, and without user involvement.

Write cycles can be performed on a single byte by using Upper Byte Enable ($\overline{UB}$) and Lower Byte Enable ($\overline{LB}$).

The device can be put into standby mode using Chip Enable ($\overline{E1}$) or in deep power down mode by using Chip Enable ($E2$).

Power-Down mode achieves a very low current consumption by halting all the internal activities. Since the refresh circuitry is halted, the duration of the power-down should be less than the maximum period for refresh, if the user has not finished with the data contents of the memory.

Figure 2. Logic Diagram





Table 1. Signal Names

A0-A19	Address Input
DQ0-DQ15	Data Input/Output
$\overline{E1}$, $E2$	Chip Enable, Power Down
$\overline{G}$	Output Enable
$\overline{W}$	Write Enable
$\overline{UB}$	Upper Byte Enable
$\overline{LB}$	Lower Byte Enable
Vcc	Supply Voltage
Vss	Ground
NC	Not Connected (no internal connection)

Figure 3. TFBGA Connections (Top view through package)



M69AW024B**SIGNAL DESCRIPTIONS**

See [Figure 2., Logic Diagram](#), and [Table 1., Signal Names](#), for a brief overview of the signals connected to this device.

Address Inputs (A0-A19). The Address Inputs select the cells in the memory array to access during Read and Write operations.

Data Inputs/Outputs (DQ8-DQ15). The Upper Byte Data Inputs/Outputs carry the data to or from the upper part of the selected address during a Write or Read operation, when Upper Byte Enable ($\overline{UB}$) is driven Low.

Data Inputs/Outputs (DQ0-DQ7). The Lower Byte Data Inputs/Outputs carry the data to or from the lower part of the selected address during a Write or Read operation, when Lower Byte Enable ($\overline{LB}$) is driven Low.

Chip Enable ($\overline{E1}$). When asserted (Low), the Chip Enable, $\overline{E1}$, activates the memory state machine, address buffers and decoders, allowing Read and Write operations to be performed. When de-asserted (High), all other pins are ignored, and the device is put, automatically, in low-power Standby mode.

Chip Enable ($\overline{E2}$). The Chip Enable, $\overline{E2}$, puts the device in Deep Power-down mode when it is driven Low. This is the lowest power mode.

Output Enable ($\overline{G}$). The Output Enable, $\overline{G}$, provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

Write Enable ($\overline{W}$). The Write Enable, $\overline{W}$, controls the Bus Write operation of the memory.

Upper Byte Enable ($\overline{UB}$). The Upper Byte Enable, $\overline{UB}$, gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

Lower Byte Enable ($\overline{LB}$). The Lower Byte Enable, $\overline{LB}$, gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

V_{CC} Supply Voltage. The V_{CC} Supply Voltage supplies the power for all operations (Read or Write) and for driving the refresh logic, even when the device is not being accessed.

V_{SS} Ground. The V_{SS} Ground is the reference for all voltage measurements.

The diagram illustrates the internal architecture of a DRAM system. Key components include:

- INTERNAL CLOCK GENERATOR**: Provides a clock signal to the **REFRESH CONTROLLER**.
- ARBITRATION LOGIC** and **REFRESH CONTROLLER**: Manage memory refresh operations.
- ROW DECODER**: Receives an **ADDRESS** signal and selects a row in the **DYNAMIC MEMORY ARRAY**.
- DYNAMIC MEMORY ARRAY**: The core storage structure.
- INPUT/OUTPUT BUFFER**: Interfaces the memory array with the external data bus.
- COLUMN DECODER**: Receives an **ADDRESS** signal and selects a column in the memory array.
- CONTROL LOGIC**: Receives control signals ($\overline{E1}$, $E2$, $\overline{G}$, $\overline{W}$, $\overline{LB}$, $\overline{UB}$) and manages data flow.
- POWER CONTROLLER**: Manages power supply (V_{CC}) and ground (V_{SS}) signals.
- Data Bus**: Shows data output $DQ0-DQ7$ and $DQ8-DQ15$ connected to V_{CC} and V_{SS} through buffers.

M69AW024B**Table 2. Operating Modes**

Operation	E2	$\overline{E1}$	$\overline{W}$	$\overline{G}$	$\overline{LB}$	$\overline{UB}$	A0-A19	DQ0-DQ7	DQ8-DQ15	I _{CC}	Data Retention
Standby (Deselect)	V _{IH}	V _{IH}	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	Hi-Z	Hi-Z	I _{SB}	Yes
Output Disabled ⁽²⁾	V _{IH}	V _{IL}	V _{IH}	V _{IH}	X ⁽¹⁾	X ⁽¹⁾	Note ⁽⁴⁾	Hi-Z	Hi-Z	I _{CC}	Yes
Output Disabled (No Read)	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	V _{IH}	Valid	Hi-Z	Hi-Z	I _{CC}	Yes
Word Read ⁽⁵⁾	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IL} ⁽⁶⁾		Valid	Output Valid		I _{CC}	Yes
Word Read	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _{IL}	Valid	Output Valid		I _{CC}	Yes
Upper Byte Write	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{IL}	Valid	Invalid	Input Valid	I _{CC}	Yes
Lower Byte Write	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	Valid	Input Valid	Invalid	I _{CC}	Yes
Word Write	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	Valid	Input Valid	Input Valid	I _{CC}	Yes
Power-down ⁽³⁾	V _{IL}	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	Hi-Z	Hi-Z	I _{PD}	No

Note: 1. X = V_{IH} or V_{IL}.

2. Output Disable mode should not be kept longer than 1μs.

3. Power-down mode can be entered from Stand-by state, and all DQ pins are in Hi-Z state.

4. Can be either V_{IL} or V_{IH} but must be valid before Read or Write.

5. Byte Read is not supported.

6. Either or both $\overline{LB}$ and $\overline{UB}$ must be Low, V_{IL}, for Read operations.

OPERATION

Operational modes are determined by device control inputs $\overline{W}$, $\overline{E1}$, $E2$, $\overline{LB}$ and $\overline{UB}$ as summarized in the Operating Modes table (see Table 2.).

Power On Sequence

Because the internal control logic of the M69AW024B needs to be initialized, the following power-on procedure must be followed before the memory is used:

- Apply power and wait for V_{CC} to stabilize
- Wait 400 μ s while driving both Chip Enable signals ($\overline{E1}$ and $E2$) High
- Activate the memory by driving Chip Enable ($\overline{E1}$) Low.

Read Mode

The device is in Read mode when:

- Write Enable ($\overline{W}$) is High and
- Output Enable ($\overline{G}$) Low and
- the two Chip Enable signals are asserted ($\overline{E1}$ is Low, and $E2$ is High).

The time taken to enter Read mode (t_{ELQV} , t_{GLQV} or t_{BLQV}) depends on which of the above signals was the last to reach the appropriate level.

Data out (DQ15-DQ0) may be indeterminate during t_{ELQX} , t_{GLQX} and t_{BLQX} , but data will always be valid during t_{AVQV} .

Write Mode

The device is in Write mode when

- Write Enable ($\overline{W}$) is Low and
- Chip Enable ($\overline{E1}$) is Low and

- the two Chip Enable signals are asserted ($\overline{E1}$ is Low, and $E2$ is High)
- one of Upper Byte Enable ($\overline{UB}$) or Lower Byte Enable ($\overline{LB}$) is Low, while the other is High.

The Write cycle begins just after the event (the falling edge) that causes the last of these conditions to become true (t_{AVWL} or t_{AVEL} or t_{AVBL}).

The Write cycle is terminated by the earlier of a rising edge on Write Enable ($\overline{W}$) or Chip Enable ($\overline{E1}$). If the device is in Write mode (Chip Enable ($\overline{E1}$) is Low, Output Enable ($\overline{G}$) is Low, Upper Byte Enable ($\overline{UB}$) or Lower Byte Enable ($\overline{LB}$) is Low), then Write Enable ($\overline{W}$) will return the outputs to high impedance within t_{WLQZ} of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for t_{DVWH} before the rising edge of Write Enable ($\overline{W}$), or for t_{DVEH} before the rising edge of Chip Enable ($\overline{E1}$), whichever occurs first, and remain valid for t_{WHDx} , t_{EHDX}

Standby Mode

The device is in Standby mode when:

- Chip Enable ($\overline{E1}$) is High and
- Chip Enable ($E2$) is High.

The input/output buffers and the decoding/control logic are switched off, but the dynamic array continues to be refreshed. In this mode, the memory current consumption, I_{SB} , is reduced, and the data remains valid.

Deep Power-down Mode

The device is in Deep Power-down mode when:

- Chip Enable ($E2$ is Low).

M69AW024B**MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. These are

stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied.

Table 3. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
I _O	Output Current	–50	50	mA
T _A	Ambient Operating Temperature	–30	85	°C
T _{STG}	Storage Temperature	–55	125	°C
V _{CC}	Core Supply Voltage	–0.5	3.6	V
V _{IO}	Input or Output Voltage	–0.5	3.6	V

DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in [Table 4., Operating and AC Measurement Conditions](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and AC Measurement Conditions

Parameter	M69AW024B		Unit
	−60, −70		
	Min	Max	
V _{CC} Supply Voltage ¹	2.7	3.3	V
Ambient Operating Temperature	−30	85	°C
Load Capacitance (C _L)	50		pF
Output Circuit Protection Resistance (R ₁)	50		Ω
Input Rise and Fall Times		4	ns
Input Pulse Voltages	0 to V _{CC}		V
Input and Output Timing Ref. Voltages	V _{CC} /2		V
Output Transition Timing Ref. Voltages	V _{RL} = 0.3V _{CC} ; V _{RH} = 0.7V _{CC}		V
Input Transition Time ² (τ) between V _{IL} and V _{IH}	5		ns

Note: 1. All voltages are referenced to V_{SS}.
2. The Input Transition Time used in AC measurements is 5ns. For other input transition times, see [Table 9](#).

Figure 5. AC Measurement Load Circuit





Figure 6. AC Measurement I/O Waveform



M69AW024B**Table 5. Capacitance**

Symbol	Parameter	Test Condition	Min	Max	Unit
C_{IN}	Input Capacitance on all pins (except DQ)	$V_{IN} = 0V$		5	pF
$C_{OUT}^{(1)}$	Output Capacitance	$V_{OUT} = 0V$		8	pF

Note: 1. Outputs deselected.

Table 6. DC Characteristics

Symbol	Parameter	Test Condition	Min	Max	Unit
$I_{CC1}^{(1)}$	Operating Supply Current	$V_{CC} = 3.3V$, $V_{IN} = V_{IH}$ or V_{IL} , $\overline{E1} = V_{IL}$, $E2 = V_{IH}$, $I_{OUT} = 0mA$	$t_{RC}/t_{WC} = \text{Min}$	20	mA
			$t_{RC}/t_{WC} = 1\mu s$	3.0	mA
I_{LI}	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$	-1	1	μA
I_{LO}	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$	-1	1	μA
I_{PD}	Deep Power Down Current	$V_{CC} = 3.3V$, $V_{IN} = V_{IH}$ or V_{IL} , $E2 \leq 0.2V$		10	μA
I_{SB}	Standby Supply Current CMOS	$3.1V \leq V_{CC} \leq 3.3V$, $V_{IN} = V_{IH}$ or V_{IL} , $\overline{E1} = V_{IH}$ and $E2 = V_{IH}$, $I_{OUT} = 0mA$		1.5	mA
		$2.7V \leq V_{CC} \leq 3.1V$, $V_{IN} = V_{IH}$ or V_{IL} , $\overline{E1} = V_{IH}$ and $E2 = V_{IH}$, $I_{OUT} = 0mA$		1	mA
		$3.1V \leq V_{CC} \leq 3.3V$, $V_{IN} \leq 0.2V$ or $\geq V_{CC} - 0.2V$, $\overline{E1} \geq V_{CC} - 0.2V$ and $E2 \geq V_{CC} - 0.2V$, $I_{OUT} = 0mA$		100	μA
		$2.7V \leq V_{CC} \leq 3.1V$, $V_{IN} \leq 0.2V$ or $\geq V_{CC} - 0.2V$, $\overline{E1} \geq V_{CC} - 0.2V$ and $E2 \geq V_{CC} - 0.2V$, $I_{OUT} = 0mA$		70	μA
$V_{IH}^{(2)}$	Input High Voltage	$3.1V \leq V_{CC} \leq 3.3V$	2.6	$V_{CC} + 0.3$	V
		$2.7V \leq V_{CC} \leq 3.1V$	2.2	$V_{CC} + 0.3$	V
$V_{IL}^{(3)}$	Input Low Voltage	$3.1V \leq V_{CC} \leq 3.3V$	-0.3	0.6	V
		$2.7V \leq V_{CC} \leq 3.1V$	-0.3	0.5	V
V_{OH}	Output High Voltage	$3.1V \leq V_{CC} \leq 3.3V$, $I_{OH} = -0.5mA$	2.5		V
		$2.7V \leq V_{CC} \leq 3.1V$, $I_{OH} = -0.5mA$	2.2		V
V_{OL}	Output Low Voltage	$V_{CC} = 3V$, $I_{OL} = 1mA$		0.4	V

Note: 1. Average AC current, Outputs open, cycling at t_{AVAX} (min).2. Maximum DC voltage on input and I/O pins is $V_{CC} + 0.3V$.During voltage transitions, input may positive overshoot to $V_{CC} + 1.0V$ for a period of up to 5ns.3. Minimum DC voltage on input or I/O pins is $-0.3V$.During voltage transitions, input may positive overshoot to $V_{SS} + 1.0V$ for a period of up to 5ns.

Table 7. Read and Standby Modes AC Characteristics

Symbol	Alt.	Parameter	M69AW024B				Unit
			−60		−70		
			Min	Max	Min	Max	
t _{AVAX}	t _{RC}	Read Cycle Time	80		90		ns
t _{AVEH}	t _{RC}	Address Valid to Chip Enable High (Read Cycle Time)	80		90		ns
t _{AVEL} ⁽⁵⁾	t _{ASC}	Address Set-up Time to Chip Enable Low	−5		−5		ns
t _{AVGH}	t _{RC}	Address Valid to Output Enable High (Read Cycle Time)	80		90		ns
t _{AVGL1} ^(3,6)	t _{ASO}	Address Valid to Output Enable Low	25		30		ns
t _{AVGL2} ⁽⁷⁾	t _{ASO(ABS)}	Address Valid to Output Enable Low (absolute)	5		5		ns
t _{AVQV} ^(1,4)	t _{AA}	Address Access Time		60		70	ns
t _{AXAV} ^(4,8)	t _{AX}	Address Invalid Time		5		5	ns
t _{AXQX} ⁽¹⁾	t _{OH}	Output Hold Time after Address Transition	5		5		ns
t _{BLEL} ⁽⁵⁾	t _{BSC}	$\overline{LB}$, $\overline{UB}$ Set-up Time to Chip Enable Low	−5		−5		ns
t _{BLGL}	t _{BSO}	$\overline{LB}$, $\overline{UB}$ Set-up Time to Output Enable Low	0		0		ns
t _{EHAX}	t _{CHAH}	Chip Enable High to Address Hold Time	−5		−5		ns
t _{EHBH}	t _{CHBH}	Chip Enable High to $\overline{LB}$, $\overline{UB}$ High	−5		−5		ns
t _{EHEL}	t _{CP}	Chip Enable High Pulse Width	10		12		ns
t _{EHQX} ⁽¹⁾	t _{OH}	Output Hold Time after Chip Enable Low	5		5		ns
t _{EHQZ} ⁽²⁾	t _{CHZ}	Chip Enable High to Output Hi-Z		20		25	ns
t _{ELAX} ⁽⁴⁾	t _{CLAH}	Chip Enable Low to Address Hold Time	80		90		ns
t _{ELEH}	t _{RC}	Chip Enable Low to Chip Enable High (Read Cycle Time)	80		90		ns
t _{ELGH}	t _{RC}	Chip Enable Low to Output Enable High (Read Cycle Time)	80		90		ns
t _{ELGL} ^(3,6,9,10)	t _{CLOL}	Chip Enable Low to Output Enable Low Delay Time	25	1000	30	1000	ns
t _{ELQV} ^(1,3)	t _{CE}	Chip Enable Access Time		60		70	ns
t _{ELQX} ⁽²⁾	t _{CLZ}	Chip Enable Low to Output Lo-Z	5		5		ns
t _{GHAX}	t _{OHAH}	Output Enable High to Address Hold Time	−5		−5		ns
t _{GHBH}	t _{OHBH}	Output Enable High to $\overline{LB}$, $\overline{UB}$ High	−5		−5		ns
t _{GHGL1} ^(6,9,10)	t _{OP}	Output Enable High Pulse Width	25	1000	30	1000	ns
t _{GHGL2} ⁽⁷⁾	t _{OP(ABS)}	Output Enable High Pulse Width (absolute)	10		10		ns
t _{GHQX} ⁽¹⁾	t _{OH}	Output Hold Time after Output Enable Low	5		5		ns
t _{GHQZ} ⁽²⁾	t _{OHZ}	Output Enable High to Output Hi-Z		20		25	ns
t _{GLAX} ^(4,9)	t _{OLAH}	Output Enable Low to Address Hold Time	45		50		ns
t _{GLEH} ⁽⁹⁾	t _{OLCH}	Output Enable Low to Chip Enable High Delay Time	45		50		ns

M69AW024B

Symbol	Alt.	Parameter	M69AW024B				Unit
			-60		-70		
			Min	Max	Min	Max	
t _{GLQV} ⁽¹⁾	t _{OE}	Output Enable Access Time		35		40	ns
t _{GLQX} ⁽²⁾	t _{OLZ}	Output Enable Low to Output Lo-Z	0		0		ns

Note: 1. $C_L = 50\text{pF}$ with 1 TTL and $R_1=50\Omega$

2. $C_L = 5\text{pF}$

3. t_{ELQV} is applicable if $\overline{G}$ is brought to Low before $\overline{E1}$ goes Low and if actual value of either t_{AVGL1} or t_{ELGL} , or both, is shorter than the specified value.

4. Only applicable to A0, A1 and A2 when both $\overline{G}$ and $\overline{E1}$ are kept Low for Address access.

5. Applicable if $\overline{G}$ is brought to Low before $\overline{E1}$ goes Low.

6. t_{AVGL1} , $t_{ELGL}(\text{Min})$ and $t_{GHGL1}(\text{Min})$ are reference values when the access time is determined by t_{GLQV} . If the actual value of each parameter is lower than the specified minimum values, t_{GLQV} is increased by the difference between the actual value and the specified minimum value.

7. t_{AVGL2} and t_{GHGL2} correspond to absolute minimum values during $\overline{G}$ controlled access.

8. t_{AXAV} is applicable when two or more addresses from A0 to A2 are switched from the previous state.


9. If the actual value of t_{ELGL} or t_{GHGL1} is lower than the specified minimum value, t_{GLAX} and t_{GLEH} will be equal to $t_{AVAX}(\text{Min}) - t_{ELGL}(\text{Actual})$ and $t_{AVAX}(\text{Min}) - t_{GHGL1}(\text{Actual})$, respectively.


10. The maximum value is applicable if $\overline{E1}$ is kept Low.

The diagram illustrates the timing relationships for the A107743 device. The signals shown are A0-A19 (Address), E1 (Chip Enable), G (Data Strobe), LB, UB (Data Mask), and DQ0-DQ15 (Data). The timing parameters are defined as follows:


- t_{GHAX} : Address Hold time after G transitions high.
- t_{ELGH} : Address Setup time before G transitions high.
- t_{AVGH} : Address Valid time after G transitions high.
- t_{GLQV} : Address Valid time before G transitions high.
- t_{GLGL} : Address Setup time before G transitions low.
- t_{GLQH} : Address Valid time after G transitions low.
- t_{BLGL} : Address Setup time before G transitions low.
- t_{GBBH} : Address Valid time after G transitions low.
- t_{GLQX} : Address Setup time before G transitions high.
- t_{GHQX} : Address Valid time after G transitions high.
- t_{GHQZ} : Address Valid time after G transitions high.
- t_{GLQX} : Address Setup time before G transitions high.
- t_{GHQX} : Address Valid time after G transitions high.
- t_{GHQZ} : Address Valid time after G transitions high.

Figure 8. Chip Enable Controlled, Read Mode AC Waveforms



M69AW024B**Figure 9. Address Access After $\overline{G}$ Control, Read Mode AC Waveforms**

Note: 1. $E2 = \text{High}$ and $\overline{W} = \text{High}$.
 2. Either or both $\overline{LB}$ and $\overline{UB}$ must be Low when both $\overline{E1}$ and $\overline{G}$ are Low.

Figure 10. Address Access After $\overline{E1}$ Control, Read Mode AC Waveforms

Note: 1. $E2 = \text{High}$ and $\overline{W} = \text{High}$.
 2. Either or both $\overline{LB}$ and $\overline{UB}$ must be Low when both $\overline{E1}$ and $\overline{G}$ are Low.


Table 8. Write Mode AC Characteristics

Symbol	Alt.	Parameter	M69AW024B				Unit
			-60		-70		
			Min	Max	Min	Max	
t _{AVEL} ⁽²⁾	t _{AS}	Address Set-up Time to Chip Enable Low	0		0		ns
t _{AVWL}	t _{AS}	Address Set-up Time to Write Enable Low	0		0		ns
t _{AXGL1} ^(3,4)	t _{OEHL}	Address Invalid to Output Enable Low	25	1000	35	1000	ns
t _{AXGL2} ⁽⁵⁾	t _{OEHL} (ABS)	Address Invalid to Output Enable Low (absolute)	12		15		ns
t _{BLEL}	t _{BS}	$\overline{LB}$, $\overline{UB}$ Set-up Time to Chip Enable Low	-5		-5		ns
t _{BLWL}	t _{BS}	$\overline{LB}$, $\overline{UB}$ Set-up Time to Write Enable Low	-5		-5		ns
t _{DVEH}	t _{DS}	Data Set-up Time to Chip Enable High	15		20		ns
t _{DVWH}	t _{DS}	Data Set-up Time to Write Enable High	15		20		ns
t _{EHBH}	t _{BH}	$\overline{LB}$, $\overline{UB}$ Hold Time from Chip Enable High	-5		-5		ns
t _{EHDX}	t _{DH}	Input Data Hold Time from Chip Enable High	0		0		ns
t _{EHEL1} ^(9,10)	t _{WRC}	Chip Enable High Pulse Width to Chip Enable Low	20		20		ns
t _{EHEL2} ⁽¹⁰⁾	t _{CP}	Chip Enable High Pulse Width to Chip Enable Low	10		12		ns
t _{EHWL}	t _{WH}	Write Enable Low Hold Time	0		0		ns
t _{EHWL}	t _{WH}	Write Enable High Hold Time	0		0		ns
t _{ELAX} ⁽²⁾	t _{AH}	Address Hold Time from Chip Enable Low	35		40		ns
t _{ELEH1} ^(1,8)	t _{CW}	Chip Enable Write Pulse Width	45		50		ns
t _{ELEH2} ^(1,9,10)	t _{WRC}	Chip Enable Write Recovery Time	20		20		ns
t _{ELEL}	t _{WC}	Chip Enable Write Cycle Time	80		90		ns
t _{ELWL}	t _{CS}	Chip Enable Write Set-up Time	0	1000	0	1000	ns
t _{GHAX} ⁽⁷⁾	t _{OHAH}	Address Hold Time from Output Enable High	-5		-5		ns
t _{GHBH}	t _{BH}	$\overline{LB}$, $\overline{UB}$ Hold Time from Output Enable High	-5		-5		ns
t _{GHEL} ⁽⁶⁾	t _{OHCL}	Output Enable High to Chip Enable Low Set-up Time	-5		-5		ns
t _{GHWL} ⁽³⁾	t _{OES}	Output Enable Set-up Time	0	1000	0	1000	ns
t _{WHAV} ^(1,3,9,10)	t _{WR}	Write Enable High to Address Valid	20	1000	20	1000	ns
t _{WHBH}	t _{BH}	$\overline{LB}$, $\overline{UB}$ Hold Time from Write Enable High	-5		-5		ns
t _{WHDX}	t _{DH}	Input Data Hold Time from Write Enable High	0		0		ns
t _{WHEH}	t _{CH}	Chip Enable Write Hold Time	0	1000	0	1000	ns
t _{WHEL}	t _{WS}	Write Enable High Set-up Time	0		0		ns
t _{WHWL} ^(1,3,9,10)	t _{WR}	Write Enable Write Recovery Time to Write Enable Low	20	1000	20	1000	ns
t _{WLAV}	t _{WC}	Write Enable Low to Address Valid Write Cycle Time	80		90		ns
t _{WLAX} ⁽²⁾	t _{AH}	Address Hold Time from Write Enable Low	35		40		ns


M69AW024B

Symbol	Alt.	Parameter	M69AW024B				Unit
			-60		-70		
			Min	Max	Min	Max	
t _{WLEL}	t _{WS}	Write Enable Low Set-up Time	0		0		ns
t _{WLWH} ^(1,8)	t _{WP}	Write Enable Write Pulse Width	45		50		ns
t _{WLWL}	t _{WC}	Write Enable Write Cycle Time	80		90		ns

- Note:
1. The minimum value must be equal to or greater than the sum of actual t_{ELEH} (or t_{WLWH}).
 2. The new write address is valid from either $\overline{E1}$ High or $\overline{W}$ High.
 3. t_{AXGL1} is specified from end of t_{AVAX} (Min) and is a reference value when access time is determined by t_{AXGL1} . If actual value is lower than specified minimum value, t_{AXGL1} is increased by the difference between the actual value and the specified minimum value.
 4. t_{AXGL1} maximum is applicable if $\overline{E1}$ is kept Low and both $\overline{W}$ and $\overline{G}$ are kept High.
 5. t_{AXGL2} is the absolute minimum value if the Write cycle terminates with $\overline{W}$ and $\overline{E1}$ Low.
 6. t_{GHEL} (Min) must be kept if the Read cycle is not performed prior to the Write cycle. In case $\overline{G}$ is disabled after a time t_{GHEL} (Min), $\overline{W}$ must go Low t_{ELEH2} (Min) after $\overline{E1}$ goes Low. In other words, the Read cycle is initiated if t_{GHEL} (Min) is not kept.
 7. Applicable if $\overline{E1}$ stays Low after the Read cycle.
 8. t_{ELEH} or t_{WLWH} is applicable if the Write operation is initiated by $\overline{E1}$ or $\overline{W}$, respectively.
 9. If the write operation is terminated by $\overline{W}$ followed by $\overline{E1}$ High, the sum of actual t_{ELWL} and t_{WLWH} and the sum of actual t_{AVWL} and t_{WLWH} must be equal or greater than 60ns.
 10. t_{EHEL1} or t_{WHWL} is applicable if the Write operation is terminated by $\overline{E1}$ or $\overline{W}$, respectively. If $\overline{E1}$ goes High before t_{WHWL} (Min), then t_{EHEL1} (Min) must apply.
 11. t_{EHEL1} and t_{EHEL2} is applicable if write operation is terminated by $\overline{E1}$ and $\overline{W}$, respectively. In case $\overline{E1}$ is brought to High before satisfaction of t_{EHEL2} (min), the t_{EHEL1} (min) is also applied.
 12. For other timings please refer to [Table 7., Read and Standby Modes AC Characteristics](#).

Figure 11. $\overline{E1}$ Controlled, Write AC Waveforms

Note: 1. E2 must be High during the Write cycle.

Figure 12. $\overline{W}$ Controlled, Single Write AC Waveforms

Note: 1. E2 must be High during the Write cycle.

The timing diagram illustrates the relationship between several signals and their timing parameters:

- A0-A19:** Address bus. Parameters include t_{GHAX} (address high-to-low delay), t_{AVWL} (address valid-to-low delay), t_{WLWL} (address low-to-low delay), and t_{WLAX} (address low-to-address valid delay).
- $\overline{E1}$:** Chip select. Parameters include t_{GHXL} (chip select high-to-low delay) and t_{ELWL} (chip select low-to-low delay).
- $\overline{W}$:** Write enable. Parameters include t_{WLWH} (write enable low-to-high delay) and t_{WHWL} (write enable high-to-low delay).
- $\overline{UB}, \overline{LB}$:** Bank select inputs. Parameters include t_{GHBH} (bank select high-to-bank select delay), t_{BLWL} (bank select low-to-low delay), t_{WHBH} (bank select high-to-bank select delay), and t_{BLWL} (bank select low-to-low delay).
- $\overline{G}$:** Global enable. Parameters include t_{GHWL} (global enable high-to-low delay) and t_{GHQZ} (global enable high-to-quiet delay).
- DQ0-DQ15:** Data bus. Parameters include t_{DVWH} (data valid-to-high delay) and t_{WHDX} (data high-to-data delay).

20/29


The diagram illustrates the timing relationships for the AI07415C device. It shows the following signals and their timing parameters:

- A0-A19:** Address bus. The signal transitions from READ ADDRESS to WRITE ADDRESS. Timing parameters include t_{ELEH} (address hold time after read), t_{AVAL} (address valid time), t_{EHAX} (address hold time after write), and t_{AVAL} (address valid time).
- $\overline{E1}$:** Enable signal. Timing parameters include t_{EHL1} (enable hold time), $t_{EHL1(min)}$ (minimum enable hold time), and t_{ELQV} (enable-to-output delay).
- $\overline{W}$:** Write enable signal. Timing parameters include t_{EWH} (write enable hold time), t_{WEL} (write enable low time), t_{EHWL} (write enable hold time after low), and t_{WLEL} (write enable low time after low).
- $\overline{UB}, \overline{LB}$:** Bank enable signals. Timing parameters include t_{EBH} (bank enable hold time), t_{BLEL} (bank enable low time), t_{EHBH} (bank enable hold time after low), and t_{BLEL} (bank enable low time after low).
- $\overline{G}$:** Global enable signal. Timing parameters include t_{ELGL} (global enable low time), t_{GHEL} (global enable hold time), t_{EHQZ} (global enable hold time after zero), and t_{EHQZ} (global enable hold time after zero).
- DQ0-DQ15:** Data bus. The signal transitions from WRITE DATA INPUT to READ DATA OUTPUT. Timing parameters include t_{EHDX} (data hold time after write), t_{ELQX} (data-to-output delay), t_{EHQX} (data hold time after read), and t_{EHQZ} (data hold time after zero).

The timing diagram illustrates the relationship between the address bus (A0-A19), control signals ($\overline{E1}$, $\overline{W}$, $\overline{UB}$, $\overline{LB}$, $\overline{G}$), and the data bus (DQ0-DQ15) for the AI07416C device. The diagram shows the sequence of events for a write operation, including address valid, write address, and read address phases, along with the corresponding data input and output. Key timing parameters are indicated by arrows and labeled as follows:

- t_{GHAX} : Address valid to $\overline{G}$ high delay.
- t_{AVWL} : Address valid to write address delay.
- t_{WLAV} : Write address to $\overline{W}$ low delay.
- t_{WLAX} : Write address to $\overline{W}$ low delay.
- t_{WLWH} : $\overline{W}$ low to $\overline{G}$ high delay.
- t_{WHAV} : $\overline{W}$ high to $\overline{G}$ high delay.
- t_{GHBH} : $\overline{G}$ high to $\overline{UB}$, $\overline{LB}$ high delay.
- t_{BLWL} : $\overline{UB}$, $\overline{LB}$ high to $\overline{W}$ low delay.
- t_{WHBH} : $\overline{W}$ high to $\overline{UB}$, $\overline{LB}$ high delay.
- t_{BLGL} : $\overline{UB}$, $\overline{LB}$ high to $\overline{G}$ high delay.
- t_{GHWL} : $\overline{G}$ high to $\overline{UB}$, $\overline{LB}$ high delay.
- t_{GHQZ} : $\overline{G}$ high to $\overline{W}$ low delay.
- t_{GHQX} : $\overline{G}$ high to $\overline{W}$ low delay.
- t_{DVWH} : $\overline{W}$ low to $\overline{G}$ high delay.
- t_{WHDX} : $\overline{W}$ high to $\overline{G}$ high delay.
- t_{GLQX} : $\overline{G}$ high to $\overline{W}$ low delay.



M69AW024B**Figure 17. $\overline{G}$ Controlled Read, $\overline{W}$ Controlled Write AC Waveforms 2**

Note: 1. $\overline{E1}$ can be tied to Low for $\overline{W}$ and $\overline{G}$ controlled operation. When $\overline{E1}$ is tied to Low, output is exclusively controlled by $\overline{G}$.

Table 9. Power Down and Power-Up AC Parameters


Symbol	Alt.	Parameter	M69AW024B				Unit
			−60		−70		
			Min	Max	Min	Max	
tCLEL	tCSP	E2 Low Setup Time for Power Down Entry	10		10		ns
tELCH	tC2LP	E2 Low Hold Time after Power Down Entry	80		90		ns
tCHEL	tCHH	$\overline{E1}$ High Hold Time following E2 High after Power-Down Exit (Sleep Mode only)	350		350		μs
tEHEL	tCHHP	$\overline{E1}$ High Hold Time following E2 High after Power-Down Exit (not in Sleep Mode)	400		400		μs
tEHCH1	tCHS	$\overline{E1}$ High Setup Time following E2 High after Power-Down Exit	10		10		ns
tEHCH2	tC2LH	Power-up Time 1	50		50		μs
tCHCL1 ² tCHCL2 ²	tC2HL	Power-up Time 2	50		50		μs
tEHGH	tCHOX	$\overline{E1}$ High to $\overline{G}$ Invalid Time for Standby Entry	10		10		ns
tEHWL	tCHWX	$\overline{E1}$ High to $\overline{W}$ Invalid Time for Standby Entry	10		10		ns
tT	tT	Input Transition Time	1	25	1	25	ns

Note: 1. Some data may be written to any address location if t_{EHWL} is less than the minimum required time.


2. The device has to enter and exit Power Down mode after t_{CHCL} .

3. The Input Transition Time used in AC measurements is 5ns.


Figure 18. Standby Mode Entry AC Waveforms, After Read or Write




Note: Both t_{EHGH} and t_{EHWL} define the earliest entry timing for Stand-by mode. If either of timing is not satisfied, it takes the $t_{AVAX}(\min)$ period from either the last address transition of A0, A1 and A2, or $\overline{E1}$ rising edge.

M69AW024B**Figure 19. Power-down AC Waveforms**

Note: This Power Down mode can be also be used in "Power-up Mode AC Waveforms - 2".


Figure 20. Power-up Mode AC Waveforms - 1

Note: t_{VHCH} starts from V_{CC} reaching $V_{CC(min)}$.

Figure 21. Power-up Mode AC Waveforms - 2

Note: t_{VHCL} starts from V_{CC} reaching $V_{CC(min)}$.
 $\overline{E1}$ must be taken High prior to, or together with, the rising edge on $E2$.

Figure 22. Power-up Mode AC Waveforms - 3





Note: Both $\overline{E1}$ and E2 must go High as V_{CC} reaches $V_{CC}(\min)$. If not, the timings provided in Power-Up Mode AC Waveforms 1 (Figure 20.) or Power-Up Mode AC Waveforms 2 (Figure 21.) should be used to ensure proper operation.

Table 10. Low V_{CC} Data Retention Characteristics

Symbol	Parameter	Test Condition ¹	Min	Max	Unit
$V_{DR}^{(2)}$	Supply Voltage (Data Retention)	$\overline{E1} = E2 \geq V_{CC} - 0.2V$, or $\overline{E1} = V_{IH}$ and $E2 = V_{IH}$	2.3	3.5	V
I_{CCDR}	Supply Current (Data Retention)	$V_{CC} = V_{DR}$, $V_{IN} \leq 0.2V$ or $\geq V_{CC} - 0.2V$, $\overline{E1} = \geq V_{CC} - 0.2V$ and $E2 \geq V_{CC} - 0.2V$, $I_{OUT} = 0mA$		70	μA
$t_{CDR}^{(2,3)}$	Chip deselected to Data Retention Time	$V_{CC} = 2.7V$	0		ns
$t_R^{(3)}$	Operation Recovery Time	$V_{CC} = 2.7V$	100		ns
$\Delta V/\Delta t^{(3)}$	V_{CC} Voltage Transition Time		0.2		V/ μs

Note: 1. $T_A = -30$ to $85^\circ C$
 2. All other Inputs at $V_{IH} \geq V_{CC} - 0.2V$ or $V_{IL} \leq 0.2V$.
 3. See Figure 23. for measurement points.

Figure 23. Low V_{CC} Data Retention AC Waveforms

M69AW024B**PACKAGE MECHANICAL****Figure 24. TFBGA48 6x8mm - 6x8 Ball Array, 0.75mm Pitch, Package Outline, Bottom View**

Note: Drawing is not to scale.

Table 11. TFBGA48 6x8mm - 6x8 Ball Array, 0.75mm Pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.260			0.0102	
A2			0.900			0.0354
b		0.350	0.450		0.0138	0.0177
D	6.000	5.900	6.100	0.2362	0.2323	0.2402
D1	3.750	–	–	0.1476	–	–
ddd			0.100			0.0039
E	8.000	7.900	8.100	0.3150	0.3110	0.3189
E1	5.250	–	–	0.2067	–	–
e	0.750	–	–	0.0295	–	–
FD	1.125	–	–	0.0443	–	–
FE	1.375	–	–	0.0541	–	–
SD	0.375	–	–	0.0148	–	–
SE	0.375	–	–	0.0148	–	–

PART NUMBERING

Table 12. Ordering Information Scheme

Example:	M69AW024	B	L	70	ZB	8	T
Device Type							
M69 = 1T/1C Memory Cell Architecture							
Mode							
A = Asynchronous							
Operating Voltage							
W = 2.7 to 3.3V							
Array Organization							
024 = 16 Mbit (1M x16)							
Option 1							
B = 2 Chip Enable; No Write and Standby from UB and LB							
Option 2							
L = Low Leakage							
Speed Class							
60 = 60ns							
70 = 70ns							
Package							
ZB = TFBGA48 6x8mm - 6x8 ball array, 0.75mm pitch							
Temperature Range							
8 = -30 to 85°C							
Shipping Method							
T = Tape & Reel Packing							

The notation used for the device number is as shown in [Table 12](#). For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest STMicroelectronics Sales Office.

M69AW024B**REVISION HISTORY****Table 13. Document Revision History**

Date	Rev.	Revision Details
01-Jun-2002	1.0	First Issue
04-Feb-2003	2.0	Document completely revised
14-Mar-2003	2.1	AC Testing Load Circuit revised; 60ns access time device added
29-Apr-2003	2.2	Timing parameter names changed in tables and illustrations
25-Jul-2003	2.3	Chip enable signals $\overline{E1}$ and E2 must change together during Power-on sequence
07-May-2004	3.0	Datasheet title updated. Table 2., Operating Modes updated for read operations.
29-Sep-2004	4.0	Minor modification in first paragraph of Summary Description.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

