

M61251AFP

Single-chip NTSC TV signal processor

REJ03F0078-0100Z

Rev.1.0

Sep.22.2003


Description

The M61251AFP is a single-chip TV-signal processor IC for the NTSC format and is ideal for use in combination with a microcomputer. Processing circuits for all signals, including intermediate-frequency video and audio, video, color, the on-screen display of characters, and the deflection system are all included, and various functions are controllable via an I²C bus. Furthermore, a reset circuit, clock circuit, and regulator are included for use with microcomputers.


Features

- Handling of VIF does not require a VCO coil
- Adjustment-free audio demodulator
- PLL-SPLIT SIF system with FM radio function
- Supports component video-signal input
- Fsc output available
- ACL or ABCL is selectable
- Built-in horizontal oscillator
- Built-in sawtooth waveform generator for vertical sync
- Self-diagnostic function
- Built-in black-peak hold, AFC2, color killer filter
- Horizontal / vertical pulse output for OSD
- Built-in microcomputer reset circuit
- Built-in microcomputer clock output
- Built-in 5- and 8-V regulators

Block diagram



Pin configuration



Absolute maximum, ratings

Symbol	Parameter	Ratings	Unit
Vcc	Supply voltage	6.0, 10.0	V
Pd	Power dissipation	1325	mW
Kt	Thermal derating	10.6	mW / °C
Topr	Operating temperature	−20 to + 65	°C
Tstg	Storage temperature	−40 to +150	°C

Recommended operating conditions

Supply-voltage terminals	Blocks	Voltage
Pins 3 and 4	VIF / SIF	5.0 V
Pins 39 and 40	Video, chroma	5.0 V
Pin 12	Deflection/CMOS (start - up Vcc)	8.0 V
Pin 44	SIF/ATT, deflection, RGB	8.0 V
Pin 42	Power supply	8.7 V

GND terminals	Blocks
Pins 56 and 57	VIF / SIF
Pins 35 and 36	Video, chroma
Pins 8 and 9	Deflection, CMOS

Electrical characteristics

Function	Block	Parameter	Specification (typ.)	Pin no.	Condition
VIF	IF amplifier	Gain-control range	45 to 108dB μ	63.64	
		Input impedance	2 k Ω , 5pF		
	Video detector	Video output level	1.2 Vpp	58	Negative sync.
		I ² C video-output gain range	+ / – 0.1 Vpp		I ² C: 3 bits
		Video S / N	54 dB		
		Video frequency response	6 MHz		–3dB
		DG / DP	3% / 3deg		
		Intermodulation	50 dB		
	VCO	Frequency	45.75 / 58.75 MHz	–	
		IIC “VIF VCO ADJ” Range	+ / –4 MHz		I ² C: 6bit
	PLL	Capture range	+ / –2 MHz	–	
	IF AGC	IF AGC range	45 to 107 dB μ	–	
	RF AGC	Output range	0.3 to 4.7 V	59	
		I ² C RF delay adj. range	60 to 110 dB μ		I ² C: 7bit
	AFT	Output range	0.3 to 4.7 V	2	
		Sensitivity	10 mV / KHz		
		I ² C output	Below 100 kHz	–	I ² C “AFT0 / AFT1”
			Between 100 kHz and f0		
SIF			Between f0 and +100 kHz		
			Over +100 kHz		
	Limiter	Limiting sensitivity	43 dB μ	48	
	FM detector	PLL capture range	4.5 MHz +/- 1.0 MHz	–	
	AF amplifier	FM Direct output level (TV)	500 mVrms	54	Input 4.5 MHz / 25 KHz 100dB μ
		AF S/N	60 dB		
		AMR	55 dB		
		Distortion (T.H.D)	1%		
	Audio ATT	Control range	–70 to 0 dB	51	
		TV / EXT crosstalk	–70 dB		

Electrical characteristics (cont)

Function	Block	Parameter	Specification (typ.)	Pin no.	Condition
Video	Video switch	TV / EXT crosstalk	-55dB	31	at 5 MHz
	Chroma trap	Center frequency	3.58 MHz	—	
		Suppression at subcarrier frequency (fsc)	-30dB		
		Suppression at fsc+/-100 kHz	-25dB		
		Suppression at fsc+/-500 kHz	-10dB		
		Trap fine adjustment			I ² C: 2bits
	Video tone	Delay time	125 ns	—	
		Peak frequency for emphasis	2.5 MHz		
		Control range	-2.5 to +10dB		I ² C: 6 bits
	Delay line	Delay-time adjustment	125 / 250 / 400 / 550nsec	—	I ² C: 2 bits
		Delay fine adjustment	0 / 80nsec		I ² C: 1 bit
	Black stretch	Start Point	60 I RE	—	
		End Stop	8 IRE		
		Max. effect	6dB (25 IRE)		
	Y SW OUT	Gain	6dB	31	
		Y SW LPF cut-off frequency	700 KHz		I ² C "Y SW LPF" : 1
	Video mute	Mute suppression (Y)	-45dB	14, 15, 16	
Chroma	Chroma BPF	Center frequency	3.58 MHz	—	
		2 - MHz suppression	-22 dB		
	ACC	ACC range	+6 to -22 dB	—	
		Overload	chroma 169%		
	VCXO	f _o	3.579545 MHz	14, 15, 16	
		fsc out 1 level - 1	1Vpp	29	Pin25 CLK CONT : High
		fsc out 1 level - 2	OFF		Pin25 CLK CONT : Low
	APC	Pull - IN	+ / -600 Hz	14, 15, 16	APC Filter 1μF+4.7K//0.015μF
	Color killer detector	Color killer level	-45dB	—	
		Suppression	-40dB		
	Demodulator	Tint control	+/- 45deg	—	I ² C 7bit
		Demodulation angle	103deg / 95deg		I ² C "C Angle 95"
		Carrier leakage	-40dB		
		Demodulation ratio	(B - Y) : (R - Y) = 1:0.55		

Electrical characteristics (cont)

Function	Block	Parameter	Specification (typ.)	Pin no.	Condition
RGB	Matrix	Color control		14, 15, 16	I ² C: 7 bits B / W mode at I ² C data = 0
		Max. attenuation	−45dB		
	External RGB	Input level	Digital: 1 Vp-p Analog: 0.7 Vp-p	21, 22, 23	I ² C Analog OSD"
		OSD speed (rise)	0.02μs		
		OSD speed (fall)	0.02μs		
	Contrast control	Range of control	−40 to 3dB	14, 15, 16	I ² C: 7 bits
			External control	33	Decoupling 0.1 μF
	Brightness control	Range of control	−0.85 to + 0.85 V	14, 15, 16	I ² C: 8 bits
			External control	33	De-coupling 0.1 μF
	Drive control	Range of control	+ / -3dB (R / B)	14, 16	I ² C: 7 bits
	Cut-off	Range of control	+0.9 to −0.9 V	14, 15, 16	
	RGB OUT	Output pedestal voltage	2.4 V	14, 15, 16	Open emitter output
		Distribution of output voltage	Less than 300 mW		
		Clamp ability	100%		
		Output blanking voltage	0.3 V		
MCU reset	Reset	Pin 32 voltage detection	4.2 V	30	
		Reset polarity	Low reset		
		Maximum sink current	4 mA		
Power supply	VREG Vcc	Supply voltage (P-ON)	8.7 V	42	
	MCU 5.7 V REGOUT	Output voltage	5.7 V	32	
		Maximum output current	2.5 mA		
	5.7 V REGOUT	Output voltage	5.7 V	49	Pin 28 (Power on control) = 5 V
		Maximum output current	5 mA		Pin 28 (Power on control) = 5 V
	8.7 REGOUT	Output voltage 1	8.7 V	47	Pin 28 (Power on control) = 0 V
		Output voltage 2	0 V		
		Maximum output current	1 mA		

Electrical characteristics (cont)

Function	Block	Parameter	Specification (typ.)	Pin no.	Condition
Deflection	Sync. separation	Slice level	50% / 25%	–	I ² C "S SiliceDown1"
			50% / 45%		I ² C "S SiliceDown2"
	Horizontal VCO	Horizontal VCO free-running frequency	15.734 KHz	11	
		Horizontal VCO adjustment	fH+ / –500 KHz		I ² C: 3 bits
	AFCI	Horizontal pull-in range	+/-500 Hz (normal)	11	Filter 1uF 6.2 K / 0.01 uF
			+/-800 Hz (fast)		
	Horizontal phase	Range of control	+/-1.6μs	11	I ² C: 5 bits
		Horizontal pulse timing	8.5μs		
		Horizontal pulse width	25μs		
	Inverter FBP OUT	Output range	0.1 to 5.0 V	19	
	Vertical count down	Vertical free-running frequency	60 Hz	5	
		Vertical pull - in range	55 to 67 Hz		
		Vertical position adjustment	8 Positions		I ² C: 3 bits
		Vertical position step	2Horizontal Line / Step		
		V-ramp variable range	2 Vpp +/- 0.8Vpp		I ² C: 7 bits
		V-pulse width (pulse mode)	0.5ms		
		V-BLK width (pulse mode)	1.5ms		
I ² C bus	I ² C bus	Acknowledge current	5 mA	26, 27	
		SCL/SDA Vth (high)	0.75 V		
		SCL/SDA Vth (low)	4.25 V		
		Clock frequency	100 KHz		

Bus table

Slave address = BAH (write), BBH (read)

A6	A5	A4	A3	A2	A1	A0	R / W
1	0	1	1	1	1	1	1 / 0

Write table (input bytes)

SUB ADDRESS		DATA								INITIAL
HEX	BIN	D7	D6	D5	D4	D3	D2	D1	D0	
00H	00000000	(inhibited)	RF Felay Adj							40H
		0	1	0	0	0	0	0	0	
01H	00000001	(inhibited)	VIF VCD ADJ							20H
		0	0	1	0	0	0	0	0	
02H	00000010	Video Mute	Audio EXT	C. Clip level	TRAP Off	Video T Sharp	ABCL	Black Stre. Off	Take Off	00H
		0	0	0	0	0	0	0	0	
03H	00000011	Audio Mute	Audio ATT							00H
		0	0	0	0	0	0	0	0	
04H	00000100	ABCL Gain	AFT Defeat	Video Tone						20H
		0	0	V1	V0	V0	V0	V0	V0	
05H	00000101	EXTRGB C. Clip	Contrast Control							40H
		V0	V1	V0	V0	V0	V0	V0	V0	
06H	00000110	VIF Video Out Gain			Y/C	EXT	Y DL Fine Adj	Y DL Time Adj		80H
		1	0	0	V0	V0	0	0	0	
07H	00000111	VIF Defeat	Tint Control							40H
		0	V1	V0	V0	V0	V0	V0	V0	
08H	00001000	Blue Back	Color Control							40H
		V0	V1	V0	V0	V0	V0	V0	V0	
09H	00001001	HV BLK OFF	VOUT STOP	FSC FREE	HTONE SW	(inhibited)				04H
		0	0	0	0	0	1	0	0	
0AH	00001010	Brightness Control								80H
		V1	V0	V0	V0	V0	V0	V0	V0	
0BH	00001011	(inhibited)	DRIVE (R)							40H
		0	1	0	0	0	0	0	0	
0CH	00001100	(inhibited)	DRIVE (B)							40H
		0	1	0	0	0	0	0	0	
0DH	00001101	Cut Off (R)								80H
		1	0	0	0	0	0	0	0	
0EH	00001110	Cut Off (G)								80H
		1	0	0	0	0	0	0	0	
0FH	00001111	Cut Off (B)								80H
		1	0	0	0	0	0	0	0	
10H	00010000	White Back	V-free	(inhibited)			H VCO Adj			24H
		0	0	1	0	0	1	0	0	
11H	00010001	(inhibited)	V-Size							20H
		0	0	1	0	0	0	0	0	
12H	00010010	Monitoring			Gamma Control		TRAP Fine Adj			00H
		0	0	0	0	0	0	0	0	
13H	00010011	H-free	V. 1Windows	YSW LPF	H Start	Service SW	V Shift			00H
		0	0	0	0	0	0	0	0	
14H	00010100	Black Strech Discharge		Black Strech Charge		S.Slice Down2	S.Slice Down1	(inhibited)		03H
		0	0	0	0	0	1	1		
15H	00010101	AFC1 Gain	AFC2 Gain	OSD level	Analog OSD	US/JPN SW		Killer level		00H
		0	0	0	0	0	0	0	0	
16H	00010110	VSYNCDT	Auto Slice down	FBP Vth L	AFC2 H Phase					90H
		1	0	0	1	0	0	0	0	
17H	00010111	YUV SW	Baseband Tint Control							40H
		0	V1	V0	V0	V0	V0	V0	V0	
18H	00011000	Test1	(inhibited)							00H
		0	0	0	0	0	0	0	0	
19H	00011001	BGPFBP OFF	Test2	(inhibited)						00H
		0	0	0	0	0	0	0	0	
1AH	00011010	Test3	(inhibited)							00H
		0	0	0	0	0	0	0	0	
1BH	00011011	(inhibited)								00H
		0	0	0	0	0	0	0	0	
1CH	00011100	(inhibited)								00H
		0	0	0	0	0	0	0	0	

NOTE: V0/V1 ==> V-LATCH BIT

Read table (output bytes)

SUB ADDRESS		D7	D6	D5	D4	D3	D2	D1	D0
00H	00000000	KILLERB	(not assigned)	STPETB	VCOINB	AFT 0	AFT 1	HCOINB	(not assigned)

Bus table

Write

	Function	Bit	Sub-address	Data	Description	Initial value	Note
V	RF delay adjustment	7	00H	D0 to D6	RF AGC delay point adjustment	40H	
F	VIF VCO adjustment	6	10H	D0 to D5	VIF VCO free-run frequency adjustment (VIF defeat = 1, AFT output: center)	20H	
	VIF frequency 58, 75	1	01H	D6	IF output at 45.75 / 58.75 MHz. 0: 45.75 MHz, 1: 58.75 MHz	0	
	VIF video out gain	3	06H	D5 – D7	Adjustment of output level for VIF-demodulated video waveform on pin 58	80H	
	AFT defeat	1	04H	D6	AFT output on / off (defeat). 0: AFT on (non defeat), 1: defeat	0	
	VIF defeat	1	07H	D7	VIF gain normal/minimum. 0: AGC function, 1: defeat (minimum gain)	0	
S	Audio attenuation	7	03H	D0 to D6	Pin 51 audio-output level adjustment	00H	
F	Audio EXT	1	02H	D6	Switches between the internal and external-input audio signals. 0: internal, 1: external	0	
	Audio mute	1	03H	D7	Pin 54 audio direct output on / off (mute). 0: audio on (no mute), 1: mute	0	

Write (Cont)

	Function	Bit	Sub-address	Data	Description	Initial value	Note
VIDEO MODE A	V Video tone	6	04H	D0 to D5	Sharpness level control	20H	V Latch
	I Contrast control	7	05H	D0 to D6	Contrast level control	40H	V Latch
	D EXTRGB contrast clip	1	05H	D7	EXT RGB contrast lower limit clipping on/off. 0: clipping on, 1: clipping off	0	V Latch
	O C. clip level	1	02H	D5	EXT RGB contrast lower-limit clipping level. 0: low (20H), 1: high (40H)	0	
	Y delay time adjustment	2	06H	D0 to D1	Y signal delay adjustment	X0H	
	Y delay fine adjustment	1	06H	D2	Y signal delay fine adjustment	0	
	EXT	1	06H	D3	Selects video input on pin 41 or 38. 0: pin 41, 1: pin 38	0	V Latch
	Y / C	1	06H	D4	Selects composite input or YC on pin 38 or 41. 0: composite, 1: Y / C mode	0	V Latch
	Y SW LPF	1	13H	D5	Pin 31 (Y SW OUT) output frequency characteristic. 0: flat, 1: LPF (fc = 700 kHz)	0	
	Video tone sharpness	1	02H	D3	Selects one of two video-tone levels (sharp or soft). 0: standard, 1: sharp	0	
	Video mute	1	02H	D7	Y-signal output on / off (video mute). 0: mute off, 1: mute	0	
	TRAP off	1	02H	D4	Y-signal chroma trapping on / off. 0: trapping on, 1: trapping off	0	
	TRAP fine adjustment	2	12H	D0 – D1	Chroma-trapping frequency fine adjustment	X0H	
	Black stretch off	1	02H	D1	Black - stretch circuit on / off. 1: on, 1: off	0	
	Black stretch charge	2	14H	D4 – D5	Adjustment of charge - time - constant for black stretch	0XH	
	Discharge	2	14H	D6 to D7	Adjustment of discharge – time - constant for black stretch	0XH	
	Gamma control	2	12H	D2 to D3	Gamma-level adjustment	X0H	
	C Tint control	7	07H	D0 to D6	Hue control	40H	V Latch
	H Baseband tint control	7	17H	D0 to D6	YUV input hue control	40H	V Latch
	O YUV SW	1	17H	D7	Switches between YUV and other input mode	0	
MODE A	Color control	7	08H	D0 to D6	Color level control	40H	V Latch
	Take off	1	02H	D0	Chroma BPF take-off on / off, 0: BPF, 1: take-off	0	
	JS / JPN / SW	1	15H	D1 to D3	US / JPN modes, 100: US mode, 011: JPN mode	0	
	Killer level	1	15H	D0	Color killer sensitivity, 0: 43 dB, 1: 45 dB	0	
	Fsc free	1	09H	D5	Crystal oscillator circuit forced free-running mode. 0: off, 1: free-running	0	

Write (Cont)

	Function	Bit	Sub-address	Data	Description	Initial value	Note
R	Brightness control	8	0AH	D0 to D7	Brightness level control	80H	V Latch
G	Drive (red)	7	0BH	D0 to D6	Red-output level control	40H	
B	Drive (blue)	7	0CH	D0 to D6	Blue-output level control	40H	
	Cut-off (red)	8	0CH	D0 to D7	Red-output DC-level control	80H	
	Cut-off (green)	8	0EH	D0 to D7	Green-output DC-level control	80H	
	Cut-off (blue)	8	0FH	D0 to D7	Blue-output DC-level control	80H	
	Blue background	1	08H	D7	Blue-background screen on / off. 1: off, 1: blue background	0	
	White background	1	10H	D7	White background on / off, 1: off, 1: white background	0	
	ABCL	1	02H	D2	ABCL on/off. 0: off, 1: ABCL on	0	
	ABCL gain	1	04H	D7	ABCL sensitivity low / high. 0: low, 1: high	0	
	On-screen display level	1	15H	D5	On-screen display level (70 / 90%). 0: 70%, 1: 90%	0	
	Halftone SW	1	09H	D4	Halftone on / off. 0: off, 1: on	0	
	Analog on-screen display	1	15H	D4	On-screen display digital / analog input. 0: digital, 1: analog	0	

Write (Cont)

Function	Bit	Sub-address	Data	Description	Initial value	Note
D AFC2 horizontal phase	5	16H	D0 to D4	Adjustment of horizontal phase of display	90H	
E Ramp stop	1	09H	D6	Pin 5 VOUT (ramp / pulse) forcible stop mode (when stopped, pin 5 is at ground level). 0: VOUT, 1: stopped	0	
F Service switch	1	13H	D3	Vertical output on / off, 0: vertical output on, 1: vertical output off	0	
Horizontal start	1	13H	D4	Horizontal output out / stopped. 0: stopped, 1: H OUT	0	
AFC1 gain	1	15H	D7	Horizontal AFC gain high / low. 0: low, 1: high	0	
AFC2 gain	1	15H	D6	Horizontal AFC2 gain high/low. 0: high, 1: low	0	
Horizontal VCO adjustment	3	10H	D0 to D2	Adjustment of horizontal VCO free-running frequency	24H	
Vertical shift	3	13H	D0 to D2	Adjustment of vertical ramp start timing	X0H	
Vertical size	6	11H	D0 to D5	Adjustment of vertical ramp amplitude	20H	
Horizontal free	1	13H	D7	Horizontal output forced free-run mode on/off. 0: off, 1: horizontal free-run	0	
Vertical free	1	10H	D6	Vertical output forced free-run mode on/off. 0: off, 1: vertical free-run	0	
S slice down 1	1	14H	D2	Sync detection slice level (50 / 30%). 0: 50%, 1: 30%	0	
S slice down 2	1	14H	D3	Sync detection slice level (50 / 40%), 0: 50%, 1: 40%	0	
Auto slice down	1	16H	D6	Synchronous detection slice level during video period, 0: Slice level remains constant, 1: slice level decreased during video period	0	
FBP Vth L	1	16H	D5	Pin 10 (FBP in) FBP slice level. 0: Vth = 2 V (HBLK width: narrow), 1: Vth = 1 V (HBLK width: wide)	0	
HV BLK OFF	1	09H	D7	Horizontal / vertical blanking. 0: blanking ON, 1: blanking OFF	0	
Vertical sync. detection	1	16H	D7	Minimum width for vertical sync detection. 0: synchronous detection width = 18 us, 1: synchronous detection width = 14 us	90H	
One window	1	13H	D6	Minimum width for vertical sync detection (1 / 2 windows). 0: 2 windows, 1: 1 window	0	
BGPFBP off	1	19H	D7	Internal BGP on / off when there is no FBP input. 0: BGP on, 1: BGP off	0	


Write (Cont)

Function	Bit	Sub-address	Data	Description	Initial value	Note
Monitoring	4	12H	D4 to D7	Pin 18 intelligent monitoring mode switch	0XH	
Test 1	1	18H	D6 to D7	Reserved (test bit)	0	
Test 2	2	19H	D6	Reserved (test bit)	0	
Test 3	2	1AH	D6 to D7	Reserved (test bit)	0	

Read:

KILLERB	1	00H	D7	Color killer information output; 1 when killer is off.
AFT0	1	00H	D3	AFT information output (note 1)
AFT1	1	00H	D2	AFT information output (note 1)
HCOINB	1	00H	D1	Horizontal sync detection, not synchronized = 1
VCOINB	1	00H	D5	Vertical sync detection, not detected = 1
STDETB	1	00H	D4	Station detection in TV mode, not detected = 1


Note 1: AFT0 / AFT1, read byte: AFT OUTPUT

**Intelligent monitor**

- (1) Sub-address: 12H D4 to D7 (4 bits)
- (2) Output pin: pin 18
- (3) Specifications

Decimal	Hexadecimal	Binary				Output signal	Vcc voltage	Specifications		AC / DC
		D7	D6	D5	D4					
0	0X	0	0	0	0	Composite sync	8V	0 / 5 V	Positive sync.	AC
1	1X	0	0	0	1	AFT OUT (pin2)	5V			DC
2	2X	0	0	1	0	RF AGC OUT (pin59)	5V	95 / 100		DC
5	5X	0	1	0	1	TV / Y IN (pin41)	5V		1 Vp-p (typ.)	AC
6	6X	0	1	1	0	G OUT (pin15)	8V	1 / 2		AC
7	7X	0	1	1	1	R OUT (pin14)	8V	1 / 2		AC
8	8X	1	0	0	0	B OUT (pin16)	8V	1 / 2		AC
9	9X	1	0	0	1	ACL (pin33)	5V	0 dB		DC
10	AX	1	0	1	0	HOUT	5V	0 / 4 V	Positive sync.	AC
11	BX	1	0	1	1	VIF VCC (pin10)	8V	0 / 4.75 V		AC
12	CX	1	1	0	0	VIF VCC (pin 3,4)	5V			AC
13	DX	1	1	0	1	START UP VCC (pin 12)	8V	1 / 3		DC
14	EX	1	1	1	0	VIDEO / CROMA VCC (pin 39 40)	5V			DC
15	FX	1	1	1	1	HI VCC (pin44)	8V	1 / 3		DC

Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001