

# M5M5V208AKV/KR

## PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change

2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM

### DESCRIPTION

The M5M5V208A is a family of low voltage 2-Mbit static RAMs organized as 262,144-words by 8-bit, fabricated by Mitsubishi's high-performance 0.25μm CMOS technology.

The M5M5V208A is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

The M5M5V208A is packaged in 32-pin 8mm x 13.4mm STSOP packages. Two types of STSOPs are available, M5M5V208AKV (normal-lead-bend STSOP) and M5M5V208AKR (reverse-lead-bend STSOP). These two types STSOPs are suitable for a surface mounting on double-sided printed circuit boards.

From the point of operating temperature, the family is divided into three versions; "Standard", "W-version", and "I-version". Those are summarized in the part name table below.

### FEATURES

- Single 2.7 ~ 3.6V power supply
- No clocks, No refresh
- All inputs and outputs are TTL compatible.
- Easy memory expansion and power down by  $S_1$  &  $S_2$
- Data retention supply voltage=2.0V
- Three-state outputs: OR-tie capability
- OE prevents data contention in the I/O bus
- Common Data I/O
- Battery backup capability
- Small stand-by current ..... 0.3μA(typ.)

### PACKAGE


M5M5V208AKV,KR : 32pin 8 X 13.4 mm TSOP

### PART NAME TABLE

Version, Operating temperature	Part name (## stands for "KV" or "KR")	Power Supply	Access time max.	Stand-by current $I_{cc(PD)}$ , $V_{cc}=3.0V$						Active current $I_{cc1}$ (3.0V, typ.)	
				typical *		Ratings (max.)					
				25°C	40°C	25°C	40°C	70°C	85°C		
Standard 0 ~ +70°C	M5M5V208A## -55L	2.7 ~ 3.6V	55ns	---	---	---	---	20μA	---	20mA (f=10MHz)	
	M5M5V208A## -70L		70ns	---	---	---	---	---	---		
	M5M5V208A## -55H	2.7 ~ 3.6V	55ns	0.3μA	---	1μA	3μA	8μA	---		
	M5M5V208A## -70H		70ns	---	---	---	---	---	---		
W-version -20 ~ +85°C	M5M5V208A## -55LW	2.7 ~ 3.6V	55ns	---	---	---	---	20μA	50μA	3mA (f=1MHz)	
	M5M5V208A## -70LW		70ns	---	---	---	---	20μA	50μA		
	M5M5V208A## -55HW	2.7 ~ 3.6V	55ns	0.3μA	---	1μA	3μA	8μA	24μA		
	M5M5V208A## -70HW		70ns	---	---	---	---	---	---		
I-version -40 ~ +85°C	M5M5V208A## -55LI	2.7 ~ 3.6V	55ns	---	---	---	---	20μA	50μA	3mA (f=1MHz)	
	M5M5V208A## -70LI		70ns	---	---	---	---	20μA	50μA		
	M5M5V208A## -55HI	2.7 ~ 3.6V	55ns	0.3μA	---	1μA	3μA	8μA	24μA		
	M5M5V208A## -70HI		70ns	---	---	---	---	---	---		

\* "typical" parameter is sampled, not 100% tested.

### PIN CONFIGURATION (TOP VIEW)



**M5M5V208AKV/KR****PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change

**2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM****FUNCTION**

The operation mode of the M5M5V208A is determined by a combination of the device control inputs  $\bar{S}_1$ ,  $S_2$ ,  $\bar{W}$  and  $\bar{OE}$ . Each mode is summarized in the function table.


A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}_1$  and the high level  $S_2$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\bar{W}$ ,  $\bar{S}_1$  or  $S_2$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable  $\bar{OE}$  directly controls the output stage. Setting the  $OE$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\bar{W}$  at a high level and  $\bar{OE}$  at a low level while  $\bar{S}_1$  and  $S_2$  are in an active state ( $\bar{S}_1 = L$ ,  $S_2 = H$ ).

When setting  $\bar{S}_1$  at a high level or  $S_2$  at a low level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\bar{S}_1$  or  $S_2$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

**FUNCTION TABLE**

$\bar{S}_1$	$S_2$	$\bar{W}$	$\bar{OE}$	Mode	DQ	$I_{CC}$
X	L	X	X	Non selection	High-impedance	Standby
H	X	X	X	Non selection	High-impedance	Standby
L	H	L	X	Write	$D_{IN}$	Active
L	H	H	L	Read	$D_{OUT}$	Active
L	H	H	H		High-impedance	Active

**BLOCK DIAGRAM**

\*Pin numbers inside dotted line show reverse-lead-bend sTSOP.



**MITSUBISHI ELECTRIC**

**M5M5V208AKV/KR****PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change

**2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	- 0.5*~4.6	V
Vi	Input voltage		- 0.5* ~ Vcc + 0.5 (Max 4.6)	V
Vo	Output voltage		0 ~ Vcc	V
Pd	Power dissipation	Ta=25°C	700	mW
Topr	Operating temperature	Standard	0 ~ 70	°C
		W - Version	- 20 ~ 85	°C
		I - Version	- 40 ~ 85	°C
Tstr	Storage temperature		- 65 ~ 150	°C

\* - 3.0V in case of AC ( Pulse width 30ns )

**DC ELECTRICAL CHARACTERISTICS**

(Vcc= 2.7 ~ 3.6V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ViH	High-level input voltage		2.0		Vcc +0.3V	V
ViL	Low-level input voltage		- 0.3*		0.6	V
VOH1	High-level output voltage 1	IoH= - 0.5mA	2.4			V
VOH2	High-level output voltage 2	IoH= - 0.05mA	Vcc -0.5V			V
VOI	Low-level output voltage	IoI=2mA			0.4	V
II	Input current	Vi=0 ~ Vcc			±1	µA
Io	Output current in off-state	S1=ViH or S2=ViL or OE=ViH Vi/I/O=0 ~ Vcc			±1	µA
Icc1	Active supply current (CMOS-level Input)	S1 0.2V, S2 Vcc-0.2V, other inputs 0.2V or Vcc-0.2V,output-open	f= 10MHz	20	25	mA
			f= 5MHz	10	13	
			f= 1MHz	3	5	
Icc2	Active supply current (TTL-level Input)	S1=ViL,S2=ViH, other inputs=ViH or ViL output-open	f= 10MHz	22	27	mA
			f= 5MHz	12	15	
			f= 1MHz	3	5	
Icc3	Stand-by current	1) S2 0.2V, other inputs=0 ~ Vcc or 2) S1 Vcc-0.2V, S2 Vcc-0.2V other inputs=0 ~ Vcc	-L		60	µA
			-H	~+25°C	0.3	
			-HW	~+40°C	5	
			-HI	~+70°C	10	
			-HW / I	~+85°C	30	
Icc4	Stand-by current	S1=ViH or S2=ViL,other inputs=0 ~ Vcc			0.33	mA

\* - 3.0V in case of AC ( Pulse width 30ns )

**CAPACITANCE**

(Vcc= 2.7 ~ 3.6V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Cl	Input capacitance	Vi=GND, Vi=25mVrms, f=1MHz			8	pF
Co	Output capacitance	Vo=GND, Vo=25mVrms, f=1MHz			10	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is for Vcc = 3V, Ta = 25°C



**MITSUBISHI ELECTRIC**

**M5M5V208AKV/KR****PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change

2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM

**AC ELECTRICAL CHARACTERISTICS**

( Vcc= 2.7 ~ 3.6V, unless otherwise noted)

**(1) MEASUREMENT CONDITIONS**

Vcc ..... 2.7 ~ 3.6V  
 Input pulse level .....  $V_{IH}=2.2V, V_{IL}=0.4V$   
 Input rise and fall time ..... 5ns  
 Reference level .....  $V_{OH}=V_{OL}=1.5V$   
 Output loads ..... Fig.1, CL=30pF  
                       CL=5pF (for ten,tdis)  
 Transition is measured  $\pm 500mV$  from steady state voltage. (for ten,tdis)




Fig.1 Output load

**(2) READ CYCLE**

Symbol	Parameter	Limits				Unit	
		-55L,H		-70L,H			
		Min	Max	Min	Max		
t <sub>CR</sub>	Read cycle time	55		70		ns	
t <sub>a(A)</sub>	Address access time		55		70	ns	
t <sub>a(S<sub>1</sub>)</sub>	Chip select 1 access time		55		70	ns	
t <sub>a(S<sub>2</sub>)</sub>	Chip select 2 access time		55		70	ns	
t <sub>a(OE)</sub>	Output enable access time		30		35	ns	
t <sub>dis(S<sub>1</sub>)</sub>	Output disable time after S <sub>1</sub> high		20		25	ns	
t <sub>dis(S<sub>2</sub>)</sub>	Output disable time after S <sub>2</sub> low		20		25	ns	
t <sub>dis(OE)</sub>	Output disable time after OE high		20		25	ns	
t <sub>en(S<sub>1</sub>)</sub>	Output enable time after S <sub>1</sub> low	10		10		ns	
t <sub>en(S<sub>2</sub>)</sub>	Output enable time after S <sub>2</sub> high	10		10		ns	
t <sub>en(OE)</sub>	Output enable time after OE low	5		5		ns	
t <sub>v(A)</sub>	Data valid time after address	10		10		ns	

**(3) WRITE CYCLE**



Symbol	Parameter	Limits				Unit	
		-55L,H		-55L,H			
		Min	Max	Min	Max		
t <sub>cw</sub>	Write cycle time	55		70		ns	
t <sub>w(W)</sub>	Write pulse width	45		55		ns	
t <sub>su(A)</sub>	Address setup time	0		0		ns	
t <sub>su(A-WH)</sub>	Address setup time with respect to W	50		65		ns	
t <sub>su(S<sub>1</sub>)</sub>	Chip select 1 setup time	50		65		ns	
t <sub>su(S<sub>2</sub>)</sub>	Chip select 2 setup time	50		65		ns	
t <sub>su(D)</sub>	Data setup time	25		30		ns	
t <sub>h(D)</sub>	Data hold time	0		0		ns	
t <sub>rec(W)</sub>	Write recovery time	0		0		ns	
t <sub>dis(W)</sub>	Output disable time from W low		20		25	ns	
t <sub>dis(OE)</sub>	Output disable time from OE high		20		25	ns	
t <sub>en(W)</sub>	Output enable time from W high	5		5		ns	
t <sub>en(OE)</sub>	Output enable time from OE low	5		5		ns	



MITSUBISHI ELECTRIC



**M5M5V208AKV/KR****PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change

**2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM****(4) TIMING DIAGRAMS****Read cycle****Write cycle ( $\bar{W}$  control mode)****MITSUBISHI ELECTRIC**

**M5M5V208AKV/KR****PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change

**2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM****Write cycle ( $\bar{S}_1$  control mode)****Write cycle ( $S_2$  control mode)**

Note 3: Hatching indicates the state is "don't care".

4: Writing is executed while  $S_2$  high overlaps  $\bar{S}_1$  and  $\bar{W}$  low.

5: When the falling edge of  $W$  is simultaneously or prior to the falling edge of  $\bar{S}_1$  or rising edge of  $S_2$ , the outputs are maintained in the high impedance state.

6: Don't apply inverted phase signal externally when  $DQ$  pin is output mode.

**MITSUBISHI ELECTRIC**

**M5M5V208AKV/KR****PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change



2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM

**POWER DOWN CHARACTERISTICS****(1) ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC (PD)</sub>	Power down supply voltage		2			V
V <sub>I (S1)</sub>	Chip select input S <sub>1</sub>		2.0			V
V <sub>I (S2)</sub>	Chip select input S <sub>2</sub>			0.2		V
I <sub>CC (PD)</sub>	Power down supply current	V <sub>CC</sub> =3.0V 1) S <sub>2</sub> 0.2V, other inputs=0 ~ V <sub>CC</sub> or 2) S <sub>1</sub> V <sub>CC</sub> -0.2V, S <sub>2</sub> V <sub>CC</sub> -0.2V other inputs=0 ~ V <sub>CC</sub>	-L -H -HW -HI -HW / I	~+25°C ~+40°C ~+70°C ~+85°C	50 0.3 1 3 8 24	μA

**(2) TIMING REQUIREMENTS**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>su (PD)</sub>	Power down set up time		0			ns
t <sub>rec (PD)</sub>	Power down recovery time		5			ms

**(3) POWER DOWN CHARACTERISTICS****S<sub>1</sub> control mode****S<sub>2</sub> control mode**

MITSUBISHI ELECTRIC

**M5M5V208AKV/KR****PRELIMINARY**Notice: This is not a final specification.  
Some parametric limits are subject to change**2097152-BIT (262144-WORD BY 8-BIT) CMOS STATIC RAM****Revision History**

<u>Revision No.</u>	<u>History</u>	<u>Date</u>	
A0.1E	The first edition	09.Nov.'98	Preliminary
A0.2E	The second edition	29.Nov.'99	Preliminary



MITSUBISHI ELECTRIC