

## DESCRIPTION

The M5M54R16A is a family of 262144-word by 16-bit static RAMs, fabricated with the high performance CMOS process and designed for high speed application. These devices operate on a single 3.3V supply, and are directly TTL compatible.

They include a power down feature as well. In write and read cycles, the lower and upper bytes are able to be controlled either together or separately by LB and UB.

## FEATURES

- Fast access time      M5M54R16AJ,ATP-10 ... 10ns(max)  
                          M5M54R16AJ,ATP-12 ... 12ns(max)  
                          M5M54R16AJ,ATP-15 ... 15ns(max)
- Single +3.3V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by S
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs
- Separate control of lower and upper bytes by LB and UB

## APPLICATION

High-speed memory system

## FUNCTION


The operation mode of the M5M54R16A is determined by a combination of the device control inputs S, W, OE, LB, and UB. Each mode is summarized in the function table.

A write cycle is executed whenever the low level W overlaps with low level LB and/or low level UB and low level S. The address must be set-up before write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of W, LB, UB or S, whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input OE directly controls the output stage. Setting the OE at a high level, the output stage is in a high impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting W at a high level and OE at a low level while LB and/or UB and S are in an active

## PIN CONFIGURATION (TOP VIEW)



Outline 44P0K

## PACKAGE

M5M54R16AJ ..... 44pin 400mil SOJ  
M5M54R16ATP ..... 44pin 400mil TSOP(II)

state. (LB and/or UB=L, S=L)

When setting LB at a high level and other pins are in an active state, upper-Byte are in a selectable mode in which both reading and writing are enable, and lower-Byte are in a non-selectable mode. And when setting UB at a high level and other pins are in an active state, lower-Byte are in a selectable mode in which both reading and writing are enable, and upper-Byte are in a non-selectable mode.


When setting LB and UB at a high level or S at high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by LB, UB and S.

Signal-S controls the power-down feature. When S goes high, power dissipation is reduced extremely. The access time from S is equivalent to the address access time.

## FUNCTION TABLE

S	$\bar{W}$	OE	LB	UB	Mode	DQ1~8	DQ9~16	Icc
L	H	L	L	L	Read cycle All Bytes	D <sub>OUT</sub>	D <sub>OUT</sub>	Active
L	H	L	H	L	Read cycle Upper Bytes	High-impedance	D <sub>OUT</sub>	Active
L	H	L	L	H	Read cycle Lower Bytes	D <sub>OUT</sub>	High-impedance	Active
L	L	X	L	L	Write cycle All Bytes	D <sub>IN</sub>	D <sub>IN</sub>	Active
L	L	X	H	L	Write cycle Upper Bytes	High-impedance	D <sub>IN</sub>	Active
L	L	X	L	H	Write cycle Lower Bytes	D <sub>IN</sub>	High-impedance	Active
L	H	H	X	X	Output disable	High-impedance	High-impedance	Active
L	X	X	H	H		High-impedance	High-impedance	Active
H	X	X	X	X	Non selection	High-impedance	High-impedance	Stand by

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage	With respect to GND	- 2.0* ~ 4.6	V
V <sub>I</sub>	Input voltage		- 2.0* ~ V <sub>cc</sub> +0.5	V
V <sub>O</sub>	Output voltage		- 2.0* ~ V <sub>cc</sub>	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0 ~ 70	°C
T <sub>stg(bias)</sub>	Storage temperature(bias)		- 10 ~ 85	°C
T <sub>stg</sub>	Storage temperature		- 65 ~ 150	°C

\*Pulse width \_3ns, In case of DC: - 0.5V

## DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, V<sub>cc</sub>=3.3V <sup>+10%</sup> <sub>-5%</sub>,unless otherwise noted)

Symbol	Parameter	Condition	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.0		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = - 4mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8mA			0.4	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ V <sub>cc</sub>			2	uA
I <sub>OZ</sub>	Output current in off-state	V <sub>I</sub> (S)= V <sub>IH</sub> V <sub>O</sub> = 0 ~ V <sub>cc</sub>			2	uA
I <sub>CC1</sub>	Active supply current (TTL level)	V <sub>I</sub> (S)= V <sub>IL</sub> other inputs V <sub>IH</sub> or V <sub>IL</sub> Output-open(duty 100%)	AC(10ns cycle)		260	mA
			AC(12ns cycle)		250	
			AC(15ns cycle)		230	
			DC		120	
I <sub>CC2</sub>	Stand-by supply current (TTL level)	V <sub>I</sub> (S)= V <sub>IH</sub>	AC(10ns cycle)		90	mA
			AC(12ns cycle)		70	
			AC(15ns cycle)		60	
			DC		40	
I <sub>CC3</sub>	Stand-by current (MOS level)	V <sub>I</sub> (S)= V <sub>cc</sub> - 0.2V other inputs V <sub>I</sub> 0.2V or V <sub>I</sub> _V <sub>cc</sub> - 0.2V			10	mA

Note 1: Direction for current flowing into an IC is positive (no mark).

## CAPACITANCE (Ta=0~70°C , V<sub>cc</sub>=3.3V <sup>+10%</sup> <sub>-5%</sub> ,unless otherwise noted)

Symbol	Parameter	Test Condition	Limit			Unit
			Min	Typ	Max	
C <sub>I</sub>	Input capacitance	V <sub>I</sub> =GND,V <sub>i</sub> =25mVrms,f=1MHz			7	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> =GND,V <sub>o</sub> =25mVrms,f=1MHz			8	pF

Note 2: C<sub>I</sub>,C<sub>O</sub> are periodically sampled and are not 100% tested.

## AC ELECTRICAL CHARACTERISTICS (Ta= 0~70 °C ,V<sub>cc</sub>=3.3V <sup>+10%</sup> <sub>-5%</sub> ,unless otherwise noted)

### (1) MEASUREMENT CONDITION

- Input pulse levels ..... V<sub>IH</sub>=3.0V,V<sub>IL</sub>=0.0V
- Input rise and fall time ..... 3ns
- Input timing reference levels ..... V<sub>IH</sub>=1.5V,V<sub>IL</sub>=1.5V
- Output timing reference levels ..... V<sub>OH</sub>=1.5V, V<sub>OL</sub>=1.5V
- Output loads ..... Fig1 ,Fig2




Fig.1 Output load

Fig.2 Output load for t<sub>en</sub>, t<sub>dis</sub>

MITSUBISHI LSIs  
**M5M54R16AJ,ATP-10,-12,-15**

**4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM**

### **READ CYCLE**

Symbol	Parameter	Limits						Unit	
		M5M54R16AJ,ATP-10		M5M54R16AJ,ATP-12		M5M54R16AJ,ATP-15			
		Min	Max	Min	Max	Min	Max		
t <sub>CR</sub>	Read cycle time	10		12		15		ns	
t <sub>a(A)</sub>	Address access time		10		12		15	ns	
t <sub>a(S)</sub>	Chip select access time		10		12		15	ns	
t <sub>a(OE)</sub>	Output enable access time		5		6		7	ns	
t <sub>a(B)</sub>	LB,UB access time		5		6		7	ns	
t <sub>dis(S)</sub>	Output disable time after S high	0	5	0	6	0	7	ns	
t <sub>dis(OE)</sub>	Output disable time after OE high	0	5	0	6	0	7	ns	
t <sub>dis(B)</sub>	Output disable time after LB,UB high	0	5	0	6	0	7	ns	
t <sub>en(S)</sub>	Output enable time after S low	2		3		3		ns	
t <sub>en(OE)</sub>	Output enable time after OE low	0		1		1		ns	
t <sub>en(B)</sub>	Output enable time after LB,UB low	0		1		1		ns	
t <sub>v(A)</sub>	Data valid time after address change	2		3		3		ns	
t <sub>PU</sub>	Power-up time after chip selection	0		0		0		ns	
t <sub>PD</sub>	Power-down time after chip selection		10		12		15	ns	

### **Write cycle**


Symbol	Parameter	Limits						Unit	
		M5M54R16AJ,ATP-10		M5M54R16AJ,ATP-12		M5M54R16AJ,ATP-15			
		Min	Max	Min	Max	Min	Max		
t <sub>CW</sub>	Write cycle time	10		12		15		ns	
t <sub>w(W)</sub>	Write pulse width (OE low)	10		12		15		ns	
t <sub>w(W)</sub>	Write pulse width(OE high)	8		10		10		ns	
t <sub>su(B)</sub>	LB,UB setup time	8		10		10		ns	
t <sub>su(A)1</sub>	Address setup time(W)	0		0		0		ns	
t <sub>su(A)2</sub>	Address setup time(S)	0		0		0		ns	
t <sub>su(S)</sub>	Chip select setup time	8		10		10		ns	
t <sub>su(D)</sub>	Data setup time	5		6		7		ns	
t <sub>h(D)</sub>	Data hold time	0		0		0		ns	
t <sub>rec(W)</sub>	Write recovery time	1		1		1		ns	
t <sub>dis(W)</sub>	Output disable time after W low	0	5	0	6	0	7	ns	
t <sub>dis(OE)</sub>	Output disable time after OE high	0	5	0	6	0	7	ns	
t <sub>en(W)</sub>	Output enable time after W high	0		0		0		ns	
t <sub>en(OE)</sub>	Output enable time after OE low	0		0		0		ns	
t <sub>en(B)</sub>	Output enable time after LB,UB low	0		0		0		ns	
t <sub>su(A-WH)</sub>	Address to W High	8		10		10		ns	
t <sub>su(A-SH)</sub>	Address to S High	8		10		10		ns	
t <sub>su(A-BH)</sub>	Address to LB,UB High	8		10		10		ns	




**MITSUBISHI  
ELECTRIC**

#### (4)TIMING DIAGRAMS

##### Read cycle 1




##### Read cycle 2 (Note 3)



Note 3. Addresses valid prior to or coincident with  $\overline{S}$  transition low.


4. Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Figure 2.

##### Read cycle 3 (Note 5)




Note 5. Addresses and  $\overline{S}$  valid prior to  $\overline{OE}$  transition low by  $(ta(A)-ta(OE))$ ,  $(ta(S)-ta(OE))$

**Read cycle 4** (Note 6)



Note 6. Addresses ,  $\bar{S}$  and  $\bar{OE}$  valid prior to  $\bar{LB},\bar{UB}$  transition low by  $(ta(A)-ta(B))$ ,  $(ta(S)-ta(B))$ ,  $(ta(OE)-ta(B))$ .

**Write cycle ( $\bar{W}$  control mode)**




Note 7: Hatching indicates the state is don't care.

8: When the falling edge of  $\bar{W}$  is simultaneous or prior to the falling edge of  $\bar{S}$ , the output is maintained in the high impedance.

9:  $ten,tdis$  are periodically sampled and are not 100% tested.

### Write cycle( $\bar{S}$ control)



### Write cycle( $\bar{LB}, \bar{UB}$ control)

