

DESCRIPTION

The M5M54R04J is a family of 1048576-word by 4-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high speed application.


The M5M54R04J is offered in a 32-pin plastic small outline J-lead package(SOJ).

These device operate on a single 5V supply, and are directly TTL compatible. They include a power down feature as well.

FEATURES

- Fast access time M5M54R04J-12 12ns(max)
 M5M54R04J-15 15ns(max)
- Low power dissipation Active 450mW(typ)
 Stand by 5mW(typ)
- Single +5V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by S
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs

PIN CONFIGURATION (TOP VIEW)




APPLICATION

High-speed memory units

PACKAGE

32pin 400mil SOJ

BLOCK DIAGRAM



FUNCTION

The operation mode of the M5M54R04J is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table.

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set-up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of \bar{W} or \bar{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high impedance state, and the data bus

contention problem in the write cycle is eliminated.

A read cycle is executed by setting \bar{W} at a high level and \bar{OE} at a low level while \bar{S} are in an active state ($\bar{S}=\bar{L}$).

When setting \bar{S} at high level, the chip is in a non-selectable mode in which both reading and writing are disable. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S} .

Signal \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced extremely. The access time from \bar{S} is equivalent to the address access time.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	Icc
H	X	X	Non selection	High-impedance	Stand by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-3.5 * ~ 7	V
VI	Input voltage		-3.5 * ~ VCC+0.3	V
VO	Output voltage		-3.5 * ~ VCC+0.3	V
Pd	Power dissipation	Ta=25 C	1000	mW
Topr	Operating temperature		0 ~ 70	°C
Tstg(bias)	Storage temperature (bias)		-10 ~ 85	°C
Tstg	Storage temperature		-65 ~ 150	°C

*Pulse width \leq 20ns, In case of DC:-0.5V

DC ELECTRICAL CHARACTERISTICS (Ta=0 ~ 70 °C, Vcc=5V±10% unless otherwise noted)

Symbol	Parameter	Condition	Limits			Unit	
			Min	Typ	Max		
VIH	High-level input voltage		2.2		Vcc+0.3	V	
VIL	Low-level input voltage		-0.3		0.8	V	
VOH	High-level output voltage	I _{OH} = -4mA	2.4			V	
VOL	Low-level output voltage	I _{OL} = 8mA			0.4	V	
I _I	Input current	V _I = 0~Vcc			2	μA	
I _{OZ}	Output current in off-state	V _{I(S)} = V _{IH} V _O = 0~Vcc			10	μA	
I _{CC1}	Active supply current (TTL level)	V _{I(S)} = V _I other inputs V _{IH} or V _I Output-open(duty 100%)	AC	12ns cycle		160	mA
			AC	15ns cycle		150	
			DC		90	100	
I _{CC2}	Stand by current (TTL level)	V _{I(S)} = V _{IH}	AC	12ns cycle		75	mA
			AC	15ns cycle		70	
			DC			50	
I _{CC3}	Stand by current	V _{I(S)} = Vcc≥0.2V other inputs V _I ≤0.2V or V _I ≥Vcc-0.2V			1	10	mA

CAPACITANCE ($T_a=0 \sim 70^\circ C$, $V_{cc}=5V \pm 10\%$ unless otherwise noted)

Symbol	Parameter	Test Condition	Limit			Unit
			Min	Typ	Max	
C_I	Input capacitance	$V_I = GND, V_I = 25mVrms, f = 1MHz$			7	pF
C_O	Output capacitance	$V_O = GND, V_O = 25mVrms, f = 1MHz$			8	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is $V_{cc}=5V, T_a=25^\circ C$

3: C_I, C_O are periodically sampled and are not 100% tested.

AC ELECTRICAL CHARACTERISTICS ($T_a=0 \sim 70^\circ C$, $V_{cc}=5V \pm 10\%$ unless otherwise noted)

(1) MEASUREMENT CONDITION

Input pulse levels $V_{IH}=3.0V, V_{IL}=0.0V$

Input rise and fall time $3ns$

Input timing reference levels $V_{IH}=1.5V, V_{IL}=1.5V$

Output timing reference levels $V_{OH}=1.5V, V_{OL}=1.5V$

Output loads $Fig1, Fig2$




Fig.1 Output load




Fig.2 Output load for t_{en}, t_{dis}

(2)READ CYCLE


Symbol	Parameter	Limits				Unit	
		M5M54R04J -12		M5M54R04J -15			
		Min	Max	Min	Max		
t _{CR}	Read cycle time	12		15		ns	
t _{A(A)}	Address access time		12		15	ns	
t _{A(S)}	Chip select access time		12		15	ns	
t _{A(OE)}	Output enable access time		6		8	ns	
t _{dis(S)}	Output disable time after S high	0	6	0	7	ns	
t _{dis(OE)}	Output disable time after OE high	0	6	0	7	ns	
t _{en(S)}	Output enable time after S low	0		0		ns	
t _{en(OE)}	Output enable time after OE low	0		0		ns	
t _{V(A)}	Data valid time after address change	3		3		ns	
t _{PU}	Power-up time after chip selection	0		0		ns	
t _{PD}	Power-down time after chip selection		12		15	ns	

(3)WRITE CYCLE


Symbol	Parameter	Limits				Unit	
		M5M54R04J -12		M5M54R04J -15			
		Min	Max	Min	Max		
t _{CW}	Write cycle time	12		15		ns	
t _{W(W)}	Write pulse width	10		12		ns	
t _{SU(A)1}	Address setup time(W)	0		0		ns	
t _{SU(A)2}	Address setup time(S)	0		0		ns	
t _{SU(S)}	Chip select setup time	10		12		ns	
t _{SU(D)}	Data setup time	6		7		ns	
t _{H(D)}	Data hold time	0		0		ns	
t _{REC(W)}	Write recovery time	1		1		ns	
t _{dis(W)}	Output disable time after W low	0	6	0	7	ns	
t _{dis(OE)}	Output disable time after OE high	0	6	0	7	ns	
t _{en(W)}	Output enable time after W high	0		0		ns	
t _{en(OE)}	Output enable time after OE low	0		0		ns	
t _{SU(A-WH)}	Address to W High	10		12		ns	

(4)TIMING DIAGRAMS

Read cycle 1




Read cycle 2 (Note 4)



Note 4. Addresses valid prior to or coincident with \bar{S} transition low.


5. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.

Read cycle 3 (Note 6)




Note 6. Addresses and \bar{S} valid prior to \bar{OE} transition low by $(ta(A)-ta(OE))$, $(ta(S)-ta(OE))$

Write cycle (\bar{W} control mode)



Write cycle (\bar{S} control mode)



Note 7: Hatching indicates the state is don't care.

8: When the falling edge of \bar{W} is simultaneous or prior to the falling edge of \bar{S} , the output is maintained in the high impedance.

9: $ten, tdis$ are periodically sampled and are not 100% tested.