

M5M5116FP, -15

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5116FP series of 2048-word by 8-bit asynchronous silicon gate CMOS static RAM operates on a single 5V power supply and is designed for easy use in applications requiring battery backup.

Two chip select inputs are available: $\overline{S_2}$ provides the minimum standby current with battery back-up while $\overline{S_1}$ enables high-speed memory access.

The series is packaged in a small 24-pin plastic DIL flat package.


FEATURES

Type name	Access time	S ₁ access	Current consumption			
	(max)	time (max)	Active (max)	Stand-by (max)		
M5M5116FP-15	1 50 ns	80 ns	50 m A	15 <i>μ</i> Α		
M5M5116FP	200 ns	10 0 ns	SUMA	15 /44		

- Single 5V power supply.
- External clock and refresh operation not required.
- Data can be held with 2V supply voltage.
- All inputs and outputs are directly TTL compatible.
- All outputs are 3-state with OR-tie capability.
- Easy expansion of memory capacity with chip select signal.
- Common input/output for data pins.

APPLICATIONS

Battery drive, small-capacity memory units with battery back-up




FUNCTION

The M5M5116FP series has a 2048-word by 8-bit configuration. It operates on a single 5V supply and its inputs/outputs are directly TTL compatible. Its completely static circuitry obviates the need for external clock and refresh operations and makes it very easy to use.

The data of the DQ pin are written when the address is designated by address signals $A_0 \sim A_{10}$, the $\overline{S_1}$ and $\overline{S_2}$ signals turn low-level, and the \overline{W} signal is set low.

When for the reading operation the \overline{W} signal is set high.



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

the $\overline{S_1}$ and $\overline{S_2}$ signals are set low, pin DQ is set to the output mode and the address is designated by signals $A_0 \sim A_{10}$, the data of the designated address are output to pin DQ

When signal $\overline{S_1}$ or $\overline{S_2}$ is set high, the chip is set to a non-select status in which neither reading nor writing is possible. Since the output floats (high-impedance state), OR-tie is possible with the other chip output pins.

The standby mode is established when signal $\overline{S_2}$ is set to V_{CC}. The supply current is now reduced to the very low level of 15 μ A (max) and the data in the memory are

retained even if the supply voltage falls to 2V, permitting power-down during non-operation or battery back-up during power failures.

OPERATION MODES

S ₁	S ₂	W	Mode	DQ	Icc
Х	Н	Х	Non-select	High impedance	Standby
H	L	X	Non-select	High impedance	Active
L	L	L	Write	D _{IN}	Active
L	L	н	Read	Dout	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.3-7	V
VI	Input voltage	With respect to GND	-0.3~V _{CC} +0.3	٧
Vo	Output voltage		0~V _{CC}	V
Pd	Power dissipation	Ta = 25°C	700	mW
Topr	Operating free-air ambient temperature		0~70	°C
Tstg	Storage temperature		65∼150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted)

Symbol	Downster		Limits			
Symbol	Parameter	Min	Тур	Max	Unit	
Vcc	Supply voltage	4.5	5	5.5	V	
GND	Supply voltage		0		V	
VIL	Low-level input voltage	-0.3		0.8	٧	
VIH	High-level input voltage	2.2		V _{CC} +0.3	٧	

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^{\circ}C$, $V_{CC} = 5 \text{ V} \pm 10\%$, unless otherwise noted)

Cumbal	Parameter		Test conditions		Unit		
Symbol			rest conditions	Min	Тур	Max	Onit
V _{IH}	High-level input voltage			2.2		V _{CC} +0.3	V
VIL	Low-level input voltage			-0.3		0.8	V
V _{OH}	High-level output voltage		I _{OH} = - 1mA	2.4			٧
VoL	Low-level output voltage		I _{OL} = 2.1mA			0.4	V
1(Input current		V _I = 0 ∼ V _{CC}			± 1	μΑ
lozh	Off-state high-level output curre	$\overline{S_1} \text{ or } \overline{S_2} = V_{IH}, \ V_0 = 2.4 \text{V} \sim V_{CC}$				1	μΑ
lozL	Off-state low-level output curre	ent	$\overline{S_1}$ or $\overline{S_2} = V_{1H}$, $V_0 = 0V$			-1	μΑ
		M5M5116FP-15	$V_{I}(\overline{S_1}) = V_{I}(\overline{S_2}) = 0 \text{ V}$ Output pin open			45	mA
1001	Supply current	M5M5116FP	Other inputs = V _{CC} or 0 V		30	45	mΑ
	/	M5M5116FP-15	$V_{ (\overline{S_1})} = V_{ (\overline{S_2})} = V_{ }$ Output pin open			50	mA
I CC2	Supply current	M5M5116FP	Other inputs = V _{IH}		35	50	mA
I _{CC3}	Standby supply current		$\overline{S_2} = V_{CC} - 0.2V$, Other inputs = $0 \sim V_{CC}$			15	μΑ
1 _{CC4}	Standby supply current		$\overline{S_2} = V_{1H}$, Other inputs = 0 $\sim V_{CC}$			2	mA
Ci	Input capacitance (Ta = 25°C)		V _I =GND, Vi=25mVrms, f=1MHz			6	pF
Со	Output capacitance (Ta = 25°	C)	$V_0 = GND$, $V_0 = 25mVrms$, $f = 1MHz$			8	pF

Note 1: Current flowing into an IC shall be positive (no sign).

^{2:} Typical values: V_{CC} = 5V, T_a = 25°C.

16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($Ta=0\sim70^{\circ}C$, $V_{CC}=5V\pm10\%$, unless otherwise noted) READ CYCLE

Symbol		M5M5116FP-15 Limits						
	Parameter						Unit	
		Min	Тур	Max	Min	Тур	Max	.]
t _{CR}	Read cycle time	150			200			ns
ta (A)	Address access time			150			200	ns
ta(S1)	Chip select 1 access time			80			100	nş
ta(S2)	Chip select 2 access time			150			200	ns
t _{dis (S1)}	Output disable time from S1			50			60	ns
t _{dis (S2})	Output disable time from S2			50			60	ns
t _{en (S1)}	Output enable time from S1	15			15			ns
t _{en (S2)}	Output enable time from S2	15		-	15			ns.
t _{v (A)}	Data valid time from address	20			20			ns

TIMING REQUIREMENTS ($T_a=0\sim70^{\circ}C$, $V_{CC}=5V\pm10\%$, unless otherwise noted) WRITE CYCLE

		M5M5116FP-15				5			
Symbol	Parameter		Limits			Limits			
		Min	Тур	Max	Min	Тур	Max		
tow	Write cycle time	150			200			ns	
t _{w(w)}	Write pulse width	90			120			ns	
t _{su (A)}	Address set-up time	0			0			ns	
t _{su (s)}	Chip select set-up time	90			120			ns	
t _{su (D)}	Data set-up time	40			60			ns	
t _{h (D)} .	Data hold time	0			0			ns	
t _{rec (w)}	Write recovery time	10			10			ns	
t _{dis (w)}	Output disable time from write			50			60	ns	
t _{en (w)}	Output enable time from write	15			15			ns	

Symbol	Symbol Parameter V _{CC} (PD) Power-down supply voltage	Test conditions				
·		rest conditions	Min .	Тур	Max	Unit
V _{CC} (PD)	Power-down supply voltage		2			V
V	Chin select input voltage	2.2V≦V _{CC} (PD)	2.2			V
VI(S ₂)	V ₁ (S ₂) Chip select input voltage	2V ≦ V _{CC (PD)} ≦2.2V		VCC (PD)		V
I CC (PD)	Power-down supply current	V _{CC} =3V, Other inputs =3V			10	μΑ

Note 3: When $\overline{S_2}$ is operated at 2.2V (V_{IH} min), the supply current at which V_{CC(PD)} is between 4.5V and 2.4V, is specified by I_{CC4}.


TIMING REQUIREMENTS (Ta=0~70°C, unless otherwise noted)

Symbol Parameter	Parameter	Test conditions				
	lest conditions	Min	Тур	Max	Unit	
t _{su (PD)}	Power-down set-up time	**	0			ns
t _{rec (PD)}	Power-down recovery time		t _{CR}			ns




M5M5116FP, -15

TIMING DIAGRAM Read cycle




16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (W control)



16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\$\overline{S}\$ control)



Note 4: Test conditions
Input pulse level: 0.4 ~ 2.4V
Input pulse risetime and falltime: 10ns
Load: 1 TTL, C_L = 100pF
Reference level: 1.5V

Note 5: Hatching indicates the don't care inputs.

- 6: Writing is performed while S and W are in the low-level overlap period.
- 7: The output is kept in the high-impedance state when W falls simultaneously with, or before, the S falls.
- A reverse-phase signal should not be supplied when DQ is in the output mode.

POWER-DOWN CHARACTERISTICS

