





# **Revision History:**

Revision 1.0 (Jul. 4, 2007) - Original

# **ESMT**

## **PSRAM**

# 16-Mbit (1M x 16)

# Pseudo Static RAM

#### **Features**

- · Wide voltage range: 2.2V-3.6V
- Access Time: 70 nsUltra-low active power
- Typical active current: 3 mA @ f = 1 MHz
- Typical active current: 18 mA @ f = fmax
- · Ultra low standby power
- · Automatic power-down when deselected
- CMOS for optimum speed/power
- · Offered in a 48-ball BGA Package
- Operating Temperature: -40°C to +85°C

## Functional Description[1]


The M24L16161DA is a high-performance CMOS Pseudo Static RAM organized as 1M words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for portable applications such as cellular telephones. The device can be put into standby mode when deselected ( $\overline{\text{CE}1}$  HIGH or CE2 LOW or both  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}1}$ 

HIGH or CE2 LOW), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE1}$  LOW and CE2 HIGH and  $\overline{WE}$  LOW).

To write to the device, take Chip Enable ( $\overline{\text{CE}1}$  LOW and CE2 HIGH) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. If Byte Low Enable( $\overline{\text{BLE}}$ ) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_19$ ). If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from I/O pins (I/O $_8$  through I/O $_15$ ) is written into the location specified on the address pins (A0 through A19).

To read from the device, take Chip Enables ( $\overline{\text{CE}}1$  LOW and CE2 HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>.Refer to the truth table for a complete description of read and write modes.


#### Logic Block Diagram



Publication Date: Jul. 2007 Revision: 1.0 2/12



## Pin Configuration[2, 3]




## Product Portfolio[4]

								Power D	Dissipatio	n	
	Product	V <sub>CC</sub> Range (V)			Speed(ns)	Operating I <sub>CC</sub> (mA)				Standby I <sub>SB2</sub> (µA)	
				f = 1N		ИНz	f = fn	nax	Stariuby	ISB2(µA)	
l		Min.	Typ.[4]	Max	70	Typ.[4]	Max.	Typ.[4]	Max	Typ. [4]	Max
	M24L16161DA	2.2	3.0	3.6	70	3	5	18	25	55	70

## Power-up Characteristics

The initialization sequence is shown in the figure below. Chip Select should be  $\overline{\text{OE}}1$  HIGH or CE2 LOW for at least 200 µs after V<sub>CC</sub> has reached a stable value. No access must be attempted during this period of 200 µs.



Parameter	Description	Min.	Тур.	Max.	Unit
T <sub>PU</sub>	Chip Enable Low After Stable V <sub>CC</sub>	200			μs

#### Notes:

2.Ball H6 and E3 can be used to upgrade to a 32-Mbit and a 64-Mbit density, respectively.

3.NC "no connect"-not connected internally to the die.

4.Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC (typ)}$  and  $T_A = 25^{\circ}C$ . Tested initially and after design changes that may affect the parameters.

Publication Date: Jul. 2007 Revision: 1.0 3/12



# M24L16161DA

#### Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature .......-65°C to +150°C

Ambient Temperature with

Power Applied ......-55°C to +125°C

Supply Voltage to Ground Potential.-0.3V to V<sub>CCMAX</sub> + 0.3V

DC Voltage Applied to Outputs
in High Z State[5, 6, 7]......-0.3V to V<sub>CCMAX</sub> + 0.3V

DC Input Voltage[5, 6, 7].....-0.3V to V<sub>CCMAX</sub> + 0.3V

Output Current into Outputs (LOW)......20 mA

Static Discharge Voltage	> 2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	> 200 mA

## **Operating Range**

Range	Ambient	Vac	
Range	Temperature (T <sub>A</sub> )	V <sub>CC</sub>	
Industrial	-40°C to +85°C	2.2V to 3.6V	

DC Electrical Characteristics (Over the Operating Range) [5, 6, 7]

Parameter	Description	Test Condi			Unit		
	2000		Min.	Typ.[4]	Max.		
$V_{CC}$	Supply Voltage			2.2	3.0	3.6	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$ $V_{CC} = 2.2 \text{V to } 3.6 \text{V}$		V <sub>CC</sub> -0.2			V
V <sub>OL</sub>	Output LOW Voltage	$I_{OL}$ = 0.1 mA, $V_{CC}$ = 2.2V to 3.6				0.2	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 1.7V to 1.95V		0.8* V <sub>CC</sub>		V <sub>CC</sub> +0.3V	V
$V_{IL}$	Input LOW Voltage	2.2V to 3.6		-0.3		0.2* V <sub>CC</sub>	V
I <sub>IX</sub>	Input Leakage Current	GND ≤V <sub>IN</sub> ≤ V <sub>CC</sub>		-1		+1	μA
l <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		-1		+1	μA
I <sub>cc</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$ $I_{OUT} = 0mA$ CMOS levels		18	25	mA
	11.5	f = 1 MHz			3	5	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\overline{\text{CE1}} \ge V_{\text{CC}} - 0.2\text{V}, \text{ CE2} \le 0.2\text{V}, \text{ V}_{\text{IN}} > V_{\text{CC}} - 0.2\text{V}, \text{ V}_{\text{IN}} < 0.2\text{V}, \text{ f} = f_{\text{MAX}}(\text{Address})$ and Data Only), f = 0 ( $\overline{\text{OE}}$ , $\overline{\text{WE}}$ , $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ ), $V_{\text{CC}} = 3.60\text{V}$			55	70	μА
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\overline{\text{CE1}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \ \text{CE2}$ $\text{V}_{\text{CC}} - 0.2\text{V or V}_{\text{IN}} \le 0$ $\text{V}_{\text{CCMAX}},$	2 ≤ 0.2V, V <sub>IN</sub> ≥		55	70	μА

Capacitance[8]

Oupdollarioc[o]				
Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
Cour Output Canacitance		$V_{CC} = V_{CC(hm)}$	8	nF

## Thermal Resistance[8]

Parameter	Description	Test Conditions	VFBGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	56	°C/W
Өлс	Thermal Resistance (Junction to Case)	and procedures for measuring thermal impedence, per EIA/JESD51.	11	°C/W

#### Notes:

 $5. V_{IL(MIN)} = -0.5V$  for pulse durations less than 20 ns.

 $6.V_{IH(Max)} = V_{CC} + 0.5V$  for pulse durations less than 20 ns.


7. Overshoot and undershoot specifications are characterized and are not 100% tested.

8. Tested initially and after any design or process changes that may affect these parameters.

Publication Date: Jul. 2007 Revision: 1.0 4/12



#### AC Test Loads and Waveforms



Parameters	3.0V V <sub>CC</sub>	Unit
R1	26000	Ω
R2	26000	Ω
R <sub>TH</sub>	13000	Ω
V <sub>TH</sub>	1.50	V

Switching Characteristics Over the Operating Range[9, 10, 11, 14, 15]

Parameter	Description	-7	70	Unit
Faranietei	Description	Min.	Max.	Oill
Read Cycle				
t <sub>RC</sub> [13]	Read Cycle Time	70	40000	ns
tcD	Chip Deselect Time CE1 =HIGH or CE2=LOW,	15		ns
	BLE / BHE High Pulse Time	.0		
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z[10, 11, 12]	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z[10, 11, 12]		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z[10, 11, 12]	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z[10, 11, 12]		25	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		70	ns
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z[10, 11, 12]	5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z[10, 11, 12]		25	ns

#### Notes:

- 9. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0V to V<sub>CC</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
- 10. At any given temperature and voltage conditions  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZDE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  for any given device. All low-Z parameters will be measured with a load capacitance of 30 pF (3V).
- 11. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
- 12. High-Z and Low-Z parameters are characterized and are not 100% tested.
- 13 .If invalid address signals shorter than min.  $t_{RC}$  are continuously repeated for 40  $\mu$ s, the device needs a normal read timing ( $t_{RC}$ ) or needs to enter standby state at least once in every 40  $\mu$ s.
- 14. In order to achieve 70-ns performance, the read access must be Chip Enable ( $\overline{\text{CE}1}$  or CE2) controlled. That is, the addresses must be stable prior to Chip Enable going active.

Publication Date: Jul. 2007 Revision: 1.0 5/12



Switching Characteristics Over the Operating Range[9, 10, 11, 15, 14] (continued)

Parameter	Description	-7	70	Unit	
Parameter	Description	Min.	Max.	] Jill	
Write Cycle[15]					
t <sub>WC</sub>	Write Cycle Time	70	40000	ns	
t <sub>SCE</sub>	CE LOW to Write End	60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	60		ns	
t <sub>CD</sub>	Chip Deselect Time CE1 = HIGH or CE2 = LOW, BLE/BHE High Pulse Time	15		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	50		ns	
t <sub>BW</sub>	BLE/BHE LOW to Write End	60		ns	
t <sub>SD</sub>	Data Set-Up to Write End	25		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High-Z[10, 11, 12]		25	ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z[10, 11, 12]	10		ns	

#### Note:


Publication Date: Jul. 2007 Revision: 1.0 6/12

<sup>15.</sup> The internal Write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE1} = V_{IL}$  or  $CE2 = V_{IH}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




# Switching Wave forms

Read Cycle 1 (Address Transition Controlled)[17, 18]



# Read Cycle 2 (OE Controlled)[16, 18,19]



#### Notes:

16.Whenever  $\overline{\text{CE}1}$  = HIGH or CE2 = LOW,  $\overline{\text{BHE}}$  /  $\overline{\text{BLE}}$  are taken inactive, they must remain inactive for a minimum of 5 ns.

- 17. Device is continuously selected.  $\overline{OE} = \overline{CE1} = V_{IL}$  and  $CE2 = V_{IH}$ .
- 18. WE is HIGH for Read Cycle.
- 19.  $\overline{\text{CE}}$  is the Logical AND of  $\overline{\text{CE}}$ 1 and CE2.


Publication Date: Jul. 2007 Revision: 1.0 7/12

Elite Semiconductor Memory Technology Inc.



Switching Waveforms (continued)

Write Cycle 1 (WE Controlled)[15, 12, 16, 19, 20, 21]



## Notes:


20.Data I/O is high-impedance if  $\overline{OE} \ge V_{IH}$ .

21. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.


Publication Date : Jul. 2007 Revision : 1.0 **8/12** 



# Switching Waveforms (continued) Write Cycle 2 (CE1 or CE2 Controlled)[15, 12, 16, 20, 21]



# Write Cycle 3 (WE Controlled, OE LOW)[16, 21]




Publication Date : Jul. 2007 Revision : 1.0 9/12



# **Switching Waveforms (continued)**

# Write Cycle 4 (BHE/BLE Controlled, OE LOW)[15, 16, 20, 21]



# Truth Table[22]

CE1	CE2	WE	ŌĒ	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Χ	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	L	Χ	Χ	Х	Χ	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
X	X	Х	X	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out $(I/O_0-I/O_7)$ ; $(I/O_8-I/O_{15})$ in High Z	Read	Active (I <sub>CC</sub> )
L	Η	Η	L	L	Н	Data Out ( $I/O_8$ – $I/O_{15}$ ); ( $I/O_0$ – $I/O_7$ ) in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Η	Η	Ι	Η	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write (Upper Byte and Lower Byte)	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); (I/O <sub>8</sub> –I/O <sub>15</sub> ) in High Z	Write (Lower Byte Only)	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); (I/O <sub>0</sub> –I/O <sub>7</sub> ) in High Z	Write (Upper Byte Only)	Active (I <sub>CC</sub> )

#### Notes:

22.H = Logic HIGH, L = Logic LOW, X = Don't Care.

Publication Date: Jul. 2007 Revision: 1.0 10/12





## **Ordering Information**


Speed (ns) Ordering Code		Package Type	Operating Range
70	M24L16161DA -70BIG	48-ball Very Fine Pitch BGA (6 x 8 x 1 mm) (Pb-Free)	Industrial

# Package Diagrams

# 48-ball VFBGA (6 x 8 x 1 mm)









# **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Jul. 2007

Revision: 1.0 12/12