

Quad 46V, 2.5A/1.25A RLCL Power Switches for Space

Description

The [LX7714](#) is a quad power switch with line protection that is radiation-hardened-by-design and is used for spacecraft power distribution. It provides a means to turn on and off four independent DC loads with continuous currents up to 2.5A.

The LX7714 comprises 4 independent protected power switch sections, each capable of driving a load up to 1.25A or 2.5A, depending on the version.

The internal PMOS power switches use slew limiting when turned on and off to control power switching to capacitive loads, and to manage the switching off of inductive loads. A power switch automatically opens the circuit in the event of an overload condition. The overload condition is a function of fault current over time; more severe fault conditions cause the switch to open faster.

Each power switch has an individual differential ON/OFF control input pair which directly interfaces to single-ended logic or an RS-422 type bus. Power switches default to the ON state with open-circuit control inputs.

A tripped power switch enters hiccup mode, that allows a die cool-down period for 10s with the load disconnected before retrying. Up to 4,096 cool-down/retry cycles are attempted before the power switch latches OFF.

Each channel includes complementary Power Good and In Reset logic status outputs for telemetry purposes. Power Good is asserted when the device is supplying nominal power to the load. In Reset status is asserted when the device is in hiccup fault recovery mode.

Each power switch has thermal shutdown for secondary protection in the unlikelyhood of a malfunction with the primary overload protection function.


The LX7714 is packaged in a 28-pin hermetic ceramic flatpack (CFP) package. It operates over a -55°C to 125°C temperature range and is radiation tolerant to a minimum of 100krad(Si) TID and a minimum of 50krad(Si) ELDRS, as well as single event effects.

Features

- Four internal 2.5A or 1.25A rated power switches
- Power switches can be paralleled up to 10A
- Switches voltages to 46V
- Built-in fuse-like I²t current limiting
- Safe management of soft overload faults
- Automatic hiccup retry timer to clear faults
- Power Good and Fault status outputs
- Differential ON and OFF control inputs
- Low power switch voltage drop
- Over temperature shutdown
- Load current slew rate control
- Small hermetic 28 lead ceramic flatpack package
- Radiation tolerant: 100krad(Si) TID, 50krad(Si) ELDRS, SEL immune up to 60 MeV.cm²/mg and 125°C (fluence of 10⁷ particles/cm²)


Applications

- Spacecraft power control and distribution



One of Four Independent Power Switches

1 CFP-28 Pin Configuration and Pinout



Notes

1. The LX7714 comprises 4 independent die bonded within a common package
2. The metal package top is electrically isolated from the body of the package, and should either remain isolated or be connected to GND if the four power switch ground pins share a common GND connection
3. Use the base of the package as the surface for conducting heat from the package. The metal package top is attached to the package body at the top of relatively thin cavity walls, and so is inferior to the base of the package for heat removal. The leads can be formed to mount the package upside down on the PCB if convenient

2 Ordering Information

Operating Temperature	Package Type	Package	Part Number	Current Rating	SMD Number	Flow	Shipping Type
-55°C to 125°C	Hermetic Ceramic	CFP-28L	LX7714-25MFB-EV	2.5A	TBD	MIL-PRF-38535 Class V	Tray
			LX7714-25MFB-EQ		TBD	MIL-PRF-38535 Class Q	
	Ceramic		LX7714-25MFB-ES		-	Engineering Sample	
	Hermetic Ceramic		LX7714-12MFB-EV	1.2A	TBD	MIL-PRF-38535 Class V	
			LX7714-12MFB-EQ		TBD	MIL-PRF-38535 Class Q	
			LX7714-12MFB-ES		-	Engineering Sample	
	Ceramic		MECH-SAMPLE-CSOIC28	-	-	Empty Package Sample	

3 Pin Numbering and Pin Descriptions

Pin	Name	Pin Type	Pin Function	Description
1	LINE_A	Power	Power switch A input supply	Connect to the power supply to be switched by power switch A. This is also the supply to the switch's control section. Bypass with a $\geq 47\text{nF}$ capacitor to GND_A
2	GND_A	Power	Power switch A GND	Ground for power switch A
3	CNTL_P_A	Logic Input	Power switch A active high ON/OFF control	Active high enable input for power switch A. CNTL_P_A is half of the differential enable input comprising active high CNTL_P_A and active low CNTL_N_A. Turn power switch A on by either setting {CNTL_P_A = high, CNTL_N_A = low} or leaving both CNTL_P_A and CNTL_N_A open
4	CNTL_N_A	Logic Input	Power switch A active low ON/OFF control	Active low enable input for power switch A. CNTL_N_A is half of the differential enable input comprising active low CNTL_P_A and active high CNTL_P_A. Turn power switch A on by either setting {CNTL_P_A = high, CNTL_N_A = low} or leaving both CNTL_P_A and CNTL_N_A open
5	LINE_B	Power	Power switch B input supply	Connect to the power supply to be switched by power switch B. This is also the supply to the switch's control section. Bypass with a $\geq 47\text{nF}$ capacitor to GND_B
6	CNTL_P_B	Logic Input	Power switch B Active high ON/OFF control	Active high enable input for power switch B. CNTL_P_B is half of the differential enable input comprising active high CNTL_P_B and active low CNTL_N_B. Turn power switch B on by either setting {CNTL_P_B = high, CNTL_N_B = low} or leaving both CNTL_P_B and CNTL_N_B open
7	CNTL_N_B	Logic Input	Power switch B Active low ON/OFF control	Active low enable input for power switch B. CNTL_N_B is half of the differential enable input comprising active low CNTL_P_B and active high CNTL_P_B. Turn power switch B on by either setting {CNTL_P_B = high, CNTL_N_B = low} or leaving both CNTL_P_B and CNTL_N_B open
8	LINE_C	Power	Power switch C input supply	Connect to the power supply to be switched by power switch C. This is also the supply to the switch's control section. Bypass with a $\geq 47\text{nF}$ capacitor to GND_C
9	GND_C	Power	Power switch C GND	Ground for power switch C
10	CNTL_P_C	Logic Input	Power switch C Active high ON/OFF control	Active high enable input for power switch C. CNTL_P_C is half of the differential enable input comprising active high CNTL_P_C and active low CNTL_N_C. Turn power switch C on by either setting {CNTL_P_C = high, CNTL_N_C = low} or leaving both CNTL_P_C and CNTL_N_C open
11	CNTL_N_C	Logic Input	Power switch C Active low ON/OFF control	Active low enable input for power switch C. CNTL_N_C is half of the differential enable input comprising active low CNTL_P_C and active high CNTL_P_C. Turn power switch C on by either setting {CNTL_P_C = high, CNTL_N_C = low} or leaving both CNTL_P_C and CNTL_N_C open
12	LINE_D	Power	Power switch D input supply	Connect to the power supply to be switched by power switch D. This is also the supply to the switch's control section. Bypass with a $\geq 47\text{nF}$ capacitor to GND_D
13	CNTL_P_D	Logic Input	Power switch D Active high ON/OFF control	Active high enable input for power switch D. CNTL_P_D is half of the differential enable input comprising active high CNTL_P_D and active low CNTL_N_D. Turn power switch D on by either setting {CNTL_P_D = high, CNTL_N_D = low} or leaving both CNTL_P_D and CNTL_N_D open
14	CNTL_N_D	Logic Input	Power switch D Active low ON/OFF control	Active low enable input for power switch D. CNTL_N_D is half of the differential enable input comprising active low CNTL_P_D and active high CNTL_P_D. Turn power switch D on by either setting {CNTL_P_D = high, CNTL_N_D = low} or leaving both CNTL_P_D and CNTL_N_D open
15	PWR_GOOD_D	Logic Output	Power switch D status-good indicator	Active low open drain status output indicating that power switch D is enabled and is operating normally
16	IN_RESET_D	Logic Output	High side rail power source	Active low open drain status output indicating that power switch D is in fault recovery (hiccup) mode
17	GND_D	Power	Power switch D GND	Ground for power switch D
18	LOAD_D	Power	Power switch D load	Connect to the load to be switched by power switch D
19	PWR_GOOD_C	Logic Output	Power switch C status-good indicator	Active low open drain status output indicating that power switch C is enabled and is operating normally
20	IN_RESET_C	Logic Output	High side rail power source	Active low open drain status output indicating that power switch C is in fault recovery (hiccup) mode
21	LOAD_C	Power	Power switch C load	Connect to the load to be switched by power switch C
22	PWR_GOOD_B	Logic Output	Power switch B status-good indicator	Active low open drain status output indicating that power switch B is enabled and is operating normally
23	IN_RESET_B	Logic Output	High side rail power source	Active low open drain status output indicating that power switch B is in fault recovery (hiccup) mode
24	GND_B	Power	Power switch B GND	Ground for power switch B
25	LOAD_B	Power	Power switch B load	Connect to the load to be switched by power switch B
26	PWR_GOOD_A	Logic Output	Power switch A status-good indicator	Active low open drain status output indicating that power switch A is enabled and is operating normally
27	IN_RESET_A	Logic Output	High side rail power source	Active low open drain status output indicating that power switch A is in fault recovery (hiccup) mode
28	LOAD_A	Power	Power switch A load	Connect to the load to be switched by power switch A

4 Absolute Maximum Ratings

Stresses above those listed in ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Parameter	Min	Max	Units
Line voltage (V_{LINE_x}) relative to GND _x	-0.7	58	V
Load voltage relative to line voltage ($V_{LOAD_x} - V_{LINE_x}$)	-58	0.7	V
Ground voltage (GND _x) of any section relative to GND _x of any other section	-TBD	TBD	V
Logic input voltage ($V_{CNTL_P_x}$, $V_{CNTL_N_x}$) relative to GND _x	-7	12	V
Logic output voltage ($V_{IN_RESET_x}$, $V_{PWR_GOOD_x}$) relative to GND _x	-0.7	13	V
Output current ($I_{IN_RESET_x}$, $I_{PWR_GOOD_x}$) for digital outputs		5	mA
Load current (I_{LOAD}) for LX7714-25MFB. Positive current is internally limited	-0.1	12.5	A
Load current (I_{LOAD}) for LX7714-12MFB. Positive current is internally limited	-0.1	6.2	A
Operating junction temperature	-55	150	°C
Storage junction temperature	-65	160	°C
Peak lead solder temperature (10 seconds)		275	°C

5 Electrostatic Discharge Ratings

JEDEC JEP155 states that 500V HBM allows safe manufacturing with a standard ESD controlled process. JEDEC JEP157 states that 250V CDM allows safe manufacturing with a standard ESD controlled process. ESD ratings apply to all pins.

ESD Test	Minimum Capability
HBM: Human Body Model, per MIL-STD-883 TM3015	±2kV
CDM: Charged Device Model, per ANSI/ESDA/JEDEC JS-002	±TBDV

6 Operating Ratings

Performance is generally guaranteed over this range as further detailed below under Electrical Characteristics.

Parameter	Min	Max	Units
Line voltage (V_{LINE_x}) and load voltage (V_{LOAD_x}) relative to GND _x	14	46	V
Continuous load current (I_{LOAD}) for LX7714-25MFB (single channel)	-0.1	2.5	A
Continuous load current (I_{LOAD}) for LX7714-25MFB (two channels paralleled)	-0.2	TBD	A
Continuous load current (I_{LOAD}) for LX7714-25MFB (three channels paralleled)	-0.3	TBD	A
Continuous load current (I_{LOAD}) for LX7714-25MFB (four channels paralleled)	-0.4	TBD	A
Continuous load current (I_{LOAD}) for LX7714-12MFB (single channel)	-0.1	1.25	A
Logic input voltage ($V_{CNTL_P_x}$, $V_{CNTL_N_x}$) relative to GND _x	TBD	TBD	V
Logic output voltage ($V_{IN_RESET_x}$, $V_{PWR_GOOD_x}$) relative to GND _x	-0.3	12	V
Output current ($I_{IN_RESET_x}$, $I_{PWR_GOOD_x}$) for digital outputs		TBD	mA

7 Electrical Characteristics

The following specifications apply over the operating ambient temperature of $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ except where otherwise noted with the following test conditions: $V_{\text{LINE}_x} = 28\text{V}$, $V_{\text{CNTL_P}_x} = 5\text{V}$; $V_{\text{CNTL_N}_x} = 0\text{V}$; external $10\text{k}\Omega$ pullup resistor to 5V on IN_RESET_x and PWR_GOOD_x outputs. Typical parameters refer to $T_J = 25^{\circ}\text{C}$. Positive currents flow into pins.

Symbol	Parameter	Test Conditions/Comments	Min	Typ	Max	Units
Operating Current (for one channel only)						
I _{GND}	Normal current	V _{CNTL_P_x} = 0V; V _{CNTL_N_x} = 5V	-10	-5		mA
	Standby current		-0.5	-0.25		mA
	Standby current at 125°C		TBD		TBD	mA
POR Detection						
V _{LINE_POR}	LINE power on reset threshold	Voltage rising relative to GND	8	10	12	V
V _{LINE_POR_HYST}	LINE power on reset hysteresis	V _{LINE_POR_HYST} = V _{LINE_POR(rising)} - V _{LINE_POR(falling)}	TBD	1	TBD	
T _{POR}	Power on reset delay	Step V _{LINE_x} to V _{LOAD_x} = 5% of V _{LINE}	50	150	300	μs
Switch Characteristics						
V _{LINE-LOAD}	Power switch voltage drop LX7714-25MFB	V _{LINE_x} - V _{LOAD_x} ; I _{LOAD_x} = -1A			250	mV
	Power switch voltage drop LX7714-12MFB				500	mV
R _{LINE-LOAD}	Power switch resistance LX7714-25MFB	Between LINE_x and LOAD_x; I _{LOAD_x} = -1A			250	mΩ
	Power switch resistance LX7714-12MFB				500	mΩ
I _{LOAD}	Power switch off leakage	V _{CNTL_P_x} - V _{CNTL_N_x} < -1.2V; V _{LOAD_x} = GND			10	μA
t _{DELAY}	Turn off delay	From CNTL_x_x to V _{LOAD_x} = 23V, I _{LOAD_x} = 1A	7	50	150	μs
	Turn on delay	From CNTL_x_x to V _{LOAD_x} = 5V, I _{LOAD_x} = 1A	5	30	100	μs
dV/dt _{LOAD}	Rising load slew rate	Off to On transition (20% to 80%)	1.0	2.5	4.0	V/ μs
	Falling load slew rate	On to Off transition (80% to 20%)	-4.0	-2.5	-1.0	
I _{LOAD}	Load current limit LX7714-25MFB	Momentary output fault	7.5	10	12.5	A
	Load current limit LX7714-12MFB	Momentary output fault	3.7	5	6.2	A
I _{TRIP}	Trip current LX7714-25MFB	Continuous load current to guarantee trip	>2.5		3.5	A
	Trip current LX7714-12MFB	Continuous load current to guarantee trip	>1.25		1.75	A
Logic						
V _{CNTL_DIFF}	Positive Differential Input Logic Threshold	V _{CNTL_P_x} - V _{CNTL_N_x} ; ON state	2			V
	Inverted Differential Input Logic Threshold	V _{CNTL_P_x} - V _{CNTL_N_x} ; OFF state			0.8	
V _{CNTL_OPEN}	Open circuit voltage	V _{CNTL_P_x} - V _{CNTL_N_x} ; less than ±100nA		TBD		V
V _{CNTL_CM}	Common Mode Range	(V _{CNTL_P_x} + V _{CNTL_N_x})/2; V _{CNTL_DIFF} = 2V	-6		9	V
I _{CNTL_P_x}	Input Current	V _{CNTL_P_x} = 0V	-27	-8	-1	μA
I _{CNTL_N_x}	Input Current	V _{CNTL_N_x} = 5V	-27	-8	-1	μA
I _{CNTL_P_x} , I _{CNTL_N_x}	Cold spare current	V _{LINE} = 0V; 0V < V _{CNTL_P_x} or V _{CNTL_N_x} < 5V	-12		12	μA
V _{IN_RESET} , V _{PWR_GOOD}	Logic Output Levels	High level; 10kΩ external pullup resistor to 5V	4.7	TBD	5	V
		Low output voltage; I _{IN_RESET_x} = 1mA and/or I _{PWR_GOOD_x} = 1mA	0	TBD	0.3	
I _{N_RESET} , I _{PWR_GOOD}	Cold spare current	V _{LINE} = 0V; 0V < V _{IN_RESET} and/or V _{PWR_GOOD} < 5V	-1		1	μA

Symbol	Parameter	Test Conditions/Comments	Min	Typ	Max	Units
Timing						
t_{SETTLING}	Turn on indicator	CNTL_x_x to PWR_GOOD_x (with no fault)	0	10	100	μs
		From fault removal to PWR_GOOD_x. Depends on when the fault is removed with respect to hiccup timing	0		15	s
t_{FAULT}	Fault indicator	From application of short circuit fault to PWR_GOOD_x and IN_RESET_x	0	0.1	1	ms
T_{OVLDT25}	Overload interrupt time at 250%	From application of 250% rated current to current falling below 10% or rated current LX7714-25MFB	0.37	0.73	1.34	s
		From application of 250% rated current to current falling below 10% or rated current LX7714-12MFB	TBD	TBD	TBD	
T_{OVLDT40}	Overload interrupt time at 400%	From application of 400% rated current to current falling below 10% or rated current LX7714-25MFB	23	54	122	ms
		From application of 400% rated current to current falling below 10% or rated current LX7714-12MFB	TBD	TBD	TBD	
T_{OVLDT60}	Overload interrupt time at 600%	From application of 600% rated current to current falling below 10% or rated current LX7714-01	6	12	24	ms
		From application of 600% rated current to current falling below 10% or rated current LX7714-02	TBD	TBD	TBD	
t_{COOL}	Hiccup cool down	From LOAD_x fault to LOAD_x recovery	5	10	15	s
#HICCUP	Maximum hiccup cycles	Continuous cycles prior to shutdown		4096		count
Over Temperature Detect						
TEMP_{OT}	Over temperature threshold	Shutdown (die temperature rising)	150		175	$^{\circ}\text{C}$
TEMP_{OT}	Over temperature hysteresis	Reset (die temperature falling)		TBD		$^{\circ}\text{C}$
t_{TEMP}	Reaction time	Delay from die temperature threshold event to OT fault detection		TBD		ms

8 Thermal Properties

Thermal resistance, θ_{JB} , is provided from die to the back surface of the package. Junction temperature T_{J} is calculated using $T_{\text{J}} = T_{\text{B}} + (\text{PD} \times \theta_{\text{JB}})$, where T_{B} is the temperature maintained on the back surface of the package.

Package	Thermal Resistance	Typ	Units
CFP-28	θ_{JB}	1.2	$^{\circ}\text{C}/\text{W}$

9 Heatsink Recommendations

The LX7714 dissipates up to about 3W: ($\{250\text{mV per output}\} \times 2.5\text{A} \times \{4 \text{ circuits}\}$) for the four switches at full load, plus ($46\text{V} \times 10\text{mA}$) operating power and so thermal considerations are usually necessary. The base of the ceramic package should be used as the heat conducting surface for all but light duty applications. The metal package top is attached to the package body at the top of relatively thin cavity walls, and so has a much higher thermal resistance from the die than the base of the package. It is recommended to apply a thermal interface material between the base of the package and the heat dissipater. The heat dissipater can be copper layers within a multilayer circuit board to spread heat laterally across the board, or a direct mounted dissipation element.

10 Functional Block Diagram




Figure 1. Functional Block Diagram (One of four independent circuits)




Figure 2. Typical System Application

11 LX7714 Operation

11.1 General Design Architecture

The LX7714 comprises 4 identical die mounted on electrically isolated pads within a common package. Each die contains a protected power switch section capable of driving a load up to 1.25A (LX7714-12MFB) or 2.5A (LX7714-25MFB).

The functional block architecture is shown in Figure 1 on page 7. The major functional blocks are:

- PMOS power switch with rise time control and maximum current limit
- On and off controls (CTRL_P_x and CTRL_N_x)
- Fault detection
- Fault management, status outputs, and hiccup mode timing

11.2 PMOS Power Switch

The power switch consists of a P channel MOSFET in series with a current sense resistor connecting LINE_x to LOAD_x pins. An internal current limit circuit limits the load current when the voltage drop across the sense resistor exceeds 350mV. The slew rate of the PMOS power switch turning on and off is controlled to $\pm 1V/\mu s$, whether the power switch is enabled on application of LINE_x power or controlled after power-up by the CTRL_P_x and CTRL_N_x logic inputs.

The four power switch sections may be paralleled in any permutation to increase load current carrying capability. The CTRL_P_x and CTRL_N_x logic inputs for paralleled power sections must be paralleled also, to ensure that paralleled power switches turn on and off together. For example, one LX7714-25MFB package can be configured to provide a single 10A switch, two 5A switches, or a 7.5A switch plus a 2.5A switch. The intrinsic positive temperature coefficient of the PMOS power switch aids current sharing, presuming that the package base is evenly attached to a heat dissipater.

11.3 On and Off Controls

The differential CTRL_P_x and CTRL_N_x logic inputs turn the respective power switch on and off. A positive differential control signal (CTRL_P_x = high, CTRL_N_x = low) turns the power switch on. An inverted differential control signal (CTRL_P_x = low, CTRL_N_x = high) turns the power switch off. The TTL 0.8V/2V input voltage levels are compatible with both 3.3V and 5V signal levels

Each control input includes an internal weak pullup (1 to 27 μA) to an internal nominal 10V rail. Each power switch defaults to the ON state when both its CTRL_P_x and CTRL_N_x inputs are open circuit, achieved by internal biasing.

11.3.1 DIFFERENTIAL SIGNALING

The -7V to +12V input voltage range is compatible with standard EIA-485 and EIA-422A differential signaling. Switching logic with a differential signal connection is shown in Table 1 below.

Fitting a 100k Ω (or as appropriate) pulldown resistor from CTRL_N_x to GND improves noise immunity for the power switch defaulting to the ON state, when both CTRL_P_x and CTRL_N_x inputs are open circuit.

Fitting a 100kΩ (or lower) pulldown resistor from CTRL_P_x to GND causes the power switch to default to the OFF state when both CTRL_P_x and CTRL_N_x inputs are open circuit. The resistor pulls the open circuit CTRL_P_x down towards GND (sinking 1 to 27μA), while the open circuit CTRL_N_x input is internally pulled up to about 10V.

CNTL_P_x and CNTL_N_x Inputs		Power Switch Condition
Specification	Example Operation	
$V_{\text{CNTL_P_x}} - V_{\text{CNTL_N_x}} \leq 0.8\text{V}$	$V_{\text{CNTL_P_x}} = \text{GND}$, $V_{\text{CNTL_N_x}} = 3.3\text{V}$ or 5V	OFF
$V_{\text{CNTL_P_x}} - V_{\text{CNTL_N_x}} \geq 2\text{V}$	$V_{\text{CNTL_P_x}} = 3.3\text{V}$ or 5V , $V_{\text{CNTL_N_x}} = \text{GND}$	ON

Table 1. CTRL_P_x and CTRL_N_x Logic Inputs Truth Table (Differential Signaling)

11.3.2 SINGLE-ENDED SIGNALING

Connect CTRL_N_x to GND to use a single logic output connected to CTRL_P_x as the active-high control signal. (Table 2 below). A power switch will default to the ON state when the CTRL_P_x input is open circuit since the open circuit CTRL_P_x input will be internally pulled up to about 10V while the CTRL_N_x input is grounded.

CNTL_P_x	CNTL_N_x	Power Switch Condition	Default with CNTL_P_x = Hi-Z
Logic high: $V_{\text{CNTL_P_x}} \geq 2\text{V}$	GND	ON	Power switch ON
Logic low: $V_{\text{CNTL_P_x}} \leq 0.8\text{V}$		OFF	

Table 2. CTRL_P_x and CTRL_N_x Logic Inputs Truth Table (Control by Single Active High Logic Level)

Table 3 below shows the truth table to use a single logic output connected to CTRL_N_x for an active-low control signal. Bias CTRL_P_x to 3V with a potential divider to an appropriate supply. A power switch will default to the OFF state when the CTRL_N_x input is open circuit, since the open circuit CTRL_N_x input will be internally pulled up to about 10V while the CTRL_P_x input is connected to 3V or lower, depending on the condition of the bias supply.

CNTL_P_x	CNTL_N_x (3.3V or 5V logic)	Power Switch Condition	Default with CNTL_N_x = Hi-Z
Bias to $V_B = 3\text{V}$	$V_{\text{CNTL_N_x}} = \text{low}$. $V_B - V_{\text{CNTL_N_x}} \geq 2\text{V}$	ON	Power switch OFF
	$V_{\text{CNTL_N_x}} = \text{high}$. $V_B - V_{\text{CNTL_N_x}} \leq 0.8\text{V}$	OFF	

Table 3. CTRL_P_x and CTRL_N_x Logic Inputs Truth Table (Control by Single Active Low Logic Level)

11.4 Fault Detection

The circuit breaker can be tripped in one of three ways depending on the type of fault:

- If the LX7714 becomes detached from the heat sink and overheats, it will trigger an internal over-temperature shutdown somewhere between 150°C and 175°C
- A hard overload will cause the LX7714 to current limit, increasing dissipation in the power switch. A differential temperature sensor with a $k_H = i^2t$ profile detects the fault before the die overheats
- A soft overload current is processed with a $k_L = i^2t$ profile to provide a trip time inversely proportional to the square of the current in excess of the rated current

11.5 Fault Management, Status Outputs, and Hiccup Mode Timing

Two active low, open drain logic outputs $\overline{\text{PWR_GOOD_x}}$ and $\overline{\text{IN_RESET_x}}$ indicate the state of the power switch:

- When the power switch is off, both $\overline{\text{PWR_GOOD_x}}$ and $\overline{\text{IN_RESET_x}}$ are high-Z
- When the power switch is on, and operating normally, $\overline{\text{PWR_GOOD_x}}$ is active low and $\overline{\text{IN_RESET_x}}$ is high-Z
 - $\overline{\text{PWR_GOOD_x}}$ and $\overline{\text{IN_RESET_x}}$ may be indeterminate during turn-on into a heavy load as the current limits
- When a fault occurs $\overline{\text{PWR_GOOD_x}}$ is high-Z, and $\overline{\text{IN_RESET_x}}$ is active low during automatic fault recovery

When a fault occurs, the LX7714 enters hiccup mode. Hiccup mode begins by turning off the power switch, followed by a 10 second cool off period. Then the power switch will attempt to ramp up the output voltage. If the fault is still present, it will be sensed and the hiccup cycle will repeat. Hiccup cycles repeat for up to 4096 attempts, after which the power switch remains latched off. The power switch can be reset back to normal operation by either toggling the power input LINE_x, or by toggling the CTRL_P_x and CTRL_N_x control signals to off and then back to on again.

Hiccup mode on fault can be prevented by monitoring the LX7714's $\overline{\text{IN_RESET_x}}$ output to detect a falling edge indicating a fault, and then toggling the CTRL_P_x and CTRL_N_x control signals to turn the power switch off some time during the first 10 second cool off period.

Alternatively, an LX7714 $\overline{\text{IN_RESET_x}}$ output's falling edge can be detected and used to latch the power switch off without external intervention. The first circuit in Figure 3 uses the single-ended logic shown in Table 2 with the CTRL_N_x input grounded. The second circuit in Figure 3 uses the single-ended logic shown in Table 3 with the CTRL_P_x input biased to the midpoint of the 5V logic supply used for the NAND gates. The $\overline{\text{IN_RESET_x}}$ output is pulled up to the same logic supply. The single-ended ON/OFF control from the host system is now the ON input. The new FAULT output provides fault status to the host.

The NAND latch comprising N1 and N2 asserts the active high FAULT status output on the falling edge of $\overline{\text{IN_RESET}}$, and turns off the power switch by taking the CNTL_P control input low (first circuit) or the CNTL_N control input high (second circuit). The $\overline{\text{IN_RESET}}$ output will now return high, but the FAULT status will remain latched until the ON input is taken low. Taking ON high again will restart the power switch.

On power-up:

- If the ON control is low (for the power switch to initialize in the off state), then the NAND latch will stabilize in the correct state even if the $\overline{\text{IN_RESET}}$ output pulses low during the power supply ramp up. The 47k Ω pulldown resistor ensures that the ON control is low if disconnected
- If the ON control is high during power-up, the NAND latch may store a false FAULT status alert if the $\overline{\text{IN_RESET}}$ output pulses low during the power supply ramp up, and so the power switch may not initialize in the on state. The FAULT status will be cleared when the ON control is first taken low




Figure 3. Single Power Switch Auto Latch-off On Fault Detection

The latch concept is easily extended to provide interlocks between switches. Figure 4 illustrates two power switches with independent on/off controls, but a fault on either power switch will cause both power switches to latch off. Also, one power switch cannot be turned on while the other has an uncleared fault. The FAULT_A and FAULT_B status outputs identify which power switch (or both) detected a fault. As before, a fault is cleared when the affected ON_x control is taken low. Note that since a non-faulty power switch may only be being held off by the other fault latch, be sure to set the non-faulty power switch to off ($\text{ON}_x = 0$) before setting $\text{ON}_x = 0$ for the faulty power switch. If both power switches have faulted out, then the order doesn't matter.




Figure 4. Dual Power Switches Both Auto Latch-off On Fault Detection on Either Switch

12 CFP-28 (Ceramic Flat Pack) Dimensions




Figure 5. CFP-28 Package Dimensions

Note:

1. Controlling dimensions are in mm. Imperial (inch) equivalents are shown for general information
2. Parts are shipped with unformed leads
3. Package mass is 6.5g typical with un-cropped leads
4. Ceramic package body is NTK BA-914 HTCC Alumina (Al_2O_3)
5. Lead and lid material are Kovar with NiAu plating (nickel under-plate followed by gold plating)
6. Lid is electrically isolated from the leads, and is bonded hermetically to the ceramic body using AuSn solder
7. Use the base of the package as the surface for conducting heat from the package. The lid is attached to the package body at the top of relatively thin cavity walls, and so is inferior to the base of the package for heat removal. The leads can be formed to mount the package upside down on the PCB if convenient
8. Pin 1 is identifiable from underneath by a notch in the pad metallization




Figure 6. Package Top, Side and Bottom Views

13 Revision History

13.1 Revision 0.8 - May 2023

Pre-release. Changes not logged.

The Microchip Website

Microchip provides [online support](https://www.microchip.com) via our website at <https://www.microchip.com>. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to <https://www.microchip.com/pcn> and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: <https://microchip.my.site.com/s>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their Microchip Data Sheet
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions
- There are dishonest and possibly illegal methods used to breach the code protection feature. All these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable"

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE.

Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQT, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit <https://www.microchip.com/quality>.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: https://www.microchip.com/support Web Address: https://www.microchip.com Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Austin, TX Tel: 512-257-3370 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Novi, MI Tel: 248-848-4000 Houston, TX Tel: 281-894-5983 Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820