# LV5725JA

# **Bi-CMOS LSI Step-down Switching** Regulator



#### Overview

The LV5725JA is a step-down voltage switching regulator.

#### Functions

- Wide input dynamic range: 4.5V to 50V.
- Built-in pulse-by-pulse OCP circuit: detection is on resistance of an external MOS.
- Over current protection: HICCUP mode.
- Load-independent soft start circuit
- Synchronous operation by external signal.
- External voltage is usable when output voltage is high.

#### **Specifications**

#### Absolute Maximum Ratings at Ta = 25°C

Parameter Sy Conditions mbol Ratings Unit v Supply voltage 55 VIN max VIN, SW, OUT, PGOOD 55 v HDRV, CBOOT 61 V Allowable pin voltage LDRV 6.0 v Between CBOOT to SW v 6.0 Between CBOOT to HDRV EN, ILIM V<sub>IN</sub>+0.3 v Between VIN to ILIM 1.0 v VDD 6.0 v SS, FB, COMP,RT, SYNC V<sub>DD</sub>+0.3 v Pd max W Allowable Power dissipation Mounted on a specified board. 1.45 Operating temperature -40 to +85 °C Topr Storage temperature Tstg -55 to +150 °C Parameter Symbol Conditions Ratings Unit Maximum junction temperature Tj max 150 °C

Specified board : 58.0mm × 78.0mm × 1.6mm, fiberglass epoxy printed board.

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.

Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current,

high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Current mode type.
- - Thermal shutdown.
  - ON/OFF pin
  - · Power good pin

# LV5725JA

#### **Recommended Operating Range** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	VIN		4.5 to 50	V
Error amplifier input voltage	V <sub>FB</sub>		0 to 1.6	V
Oscillatory frequency	FOSC		50 to 500	kHz

#### **Electrical Characteristics** at $Ta = 25^{\circ}C$ , $V_{IN} = 12V$

Parameter Sy	mbol	Conditions	Ratings			Unit
r arameter Gy	mbor	Conditions	min ty	р	max	Onit
Reference voltage block						
Internal reference voltage	Vref	Including offset of E/A 0.698		0.708	0.718	V
5V power supply	V <sub>DD</sub>	I <sub>OUT</sub> = 0 to 5mA	4.7	5.2	5.7	V
Triangular waveform oscillator block						
Oscillation frequency	F <sub>OSC</sub> RT=	56kΩ 317		365	412	kHz
Frequency variation	FOSC DV	V <sub>IN</sub> = 4.5 to 50V		1		%
Fold back detection voltage	VOSC FB	After power is supplied to SS, voltage is detected FB.		0.5		V
Fold back oscillation frequency	FOSC FB RT	= 56kΩ, V <sub>FB</sub> = 0V	100	130	160	kHz
ON/OFF circuit block	•					
IC start-up voltage	V <sub>EN</sub> on		-	2.5	3.0	V
Hysteresis of startup voltage	V <sub>EN</sub> hys		0.3	0.6	-	V
Soft start circuit block				·		
Soft start source current	I <sub>SS</sub> SC	EN > 3.0V	4	5	6	μA
Soft start sink current	I <sub>SS</sub> SK	EN < 1V, V <sub>DD</sub> = 5V		2		mA
Soft start end voltage	V <sub>SS</sub> END		0.7	0.9	1.1	V
UVLO circuit block				·		
UVLO voltage	V <sub>UVLO</sub>		3.7	4.0	4.3	V
Hysteresis of UVLO	VUVLO H			0.3		V
Error amplifier	•		1 1			
Input bias current	IEA IN				100	nA
Error amplifier gain	G <sub>EA</sub>		1000	1400	1800	μΑΛ
Range of common-mode input voltage	V <sub>EA R</sub>	V <sub>IN</sub> = 4.5 to 50V	0		1.6	V
Output sink current	I <sub>EA</sub> OSK	FB = 1.0V		-100		μA
Output source current	IEA OSC	FB = 0V		100		μA
Current detection amplifier gain	GISNS			2.4		
Over current limiter circuit block	•		1 1			
Reference current	ILIM		-10%	20	+10%	μA
Over current detection comparator offset voltage	V <sub>LIM_OFS</sub>		-5		+5	mV
Range of over current detection comparator common mode input	V <sub>LIM_CM</sub>		V <sub>IN</sub> -0.45		V <sub>IN</sub>	V
PWM comparator			·	•		
Input threshold voltage	Vt max	Duty cycle = $D_{MAX}$ , SW = $V_{IN}$ 1.15		1.25	1.35	V
	Vt0	Duty cycle = 0%, SW = $V_{IN}$ 0.5		0.6	0.7	V
Maximum ON duty	D <sub>MAX</sub>		92			%


Continued on next page.


Continued from preceding page.

	mbol	Quaditiana	Ratings			11.21	
Parameter Sy	ioam	Conditions	min ty	р	max	Unit	
Power good							
Power good "L" sink current	IPGL	PGOOD = 5V		5		mA	
Power good "H" sink current	I <sub>PG</sub> H	PGOOD = 5V			1	μΑ	
Power good voltage	PG <sub>thresh</sub>	When FB voltage rises		0.612		V	
Hysteresis of power good	PG <sub>hys</sub>			12		mV	
Output block		·	· · ·				
High side output ON resistance (upper)	R <sub>ONH</sub> _HIGH	CBOOT – HDRV = -0.1V		12		Ω	
High side output ON resistance (lower)	R <sub>ONL</sub> _HIGH	HDRV – SW = +0.1V		3.3		Ω	
Low side output ON resistance (upper)	R <sub>ONH</sub> LOW	$V_{DD} - LDRV = -0.1V$		7.9		Ω	
Low side output ON resistance (lower)	R <sub>ONL</sub> LOW	LDRV – GND = +0.1V		3.8		Ω	
High side output ON current (upper)	I <sub>ONH_</sub> HIGH	CBOOT – HDRV = -4.5V	160			mA	
High side output ON current (lower)	I <sub>ONL_</sub> HIGH	HDRV – SW = +4.5V	330			mA	
Low side output ON current (upper)	I <sub>ONH_</sub> LOW	V <sub>DD</sub> – LDRV = -5.2V	190			mA	
Low side output ON current (lower)	I <sub>ONL_</sub> LOW	LDRV – GND = +5.2V	250			mA	
Entire device	•	•					
Standby current	I <sub>CCS</sub> EN	< 1V			1	μA	
Average current consumption	ICCA	EN > 3.0V		2.5		mA	


# Package Dimensions

unit : mm (typ) 3178B







#### **Block Diagram**



### Sample application circuit



# **Pin Assignment**



## **Pin Function**

Pin No.	Pin name	Description
1	COMP	Error amplifier output pin. Make sure to connect a phase compensation network between COMP and GND.
2	RT	Oscillating frequency setting pin. Make sure to connect a resistor between this pin and GND.
3	SYNC	External synchronous signal input pin.
4	PGOOD	Power good pin.
5	EN	ON/OFF pin.
6	SW	This pin is connected to switching node. Connect the source of Nch MOSFET to this pin.
7	СВООТ	Bootstrap capacitor connected pin. This pin is used as gate driving power supply for external Nch MOSFET. Make sure to connect a capacitor between CBOOT and SW.
8	HDRV	External upper MOSFET gate driving pin.
9	LDRV	External lower MOSFET gate driving pin.
10	OUT	Internal regulator power supply pin. This pin is connected to VOUT.
11	V <sub>DD</sub>	Power supply pin for gate drive of the external lower MOS-FET.
12	GND	Ground pin. GND pin voltage is the reference for each reference voltage.
13 V	IN	Power supply pin. This pin is monitored by UVLO function. When the voltage of this pin becomes higher than 4.3V by UVLO function, the IC starts up and mode shifts to soft start operation.
14	ILIM	Reference current pin for current detection. The inlet current of approx. 20µA flows into this pin. Connect a resistor externally between this pin and VIN and when the voltage supplied to SW pin is lower than the pin voltage of this resistor, the upper Nch MOSFET is turned off by current limiter comparator. This operation is reset at every PWM pulse.
15	SS/HICCUP	Capacitor connection pin for soft start. This pin enables to charge the soft start capacitor by 5µA. (approx) When this pin turns approx. 0.9V, soft start period ends and frequency fold back function is activated.
16	FB	Error amplifier reverse input pin. Converter operates to set this pin to 0.708V. The output voltage divided by the external resistance is applied to this pin. After soft start, frequency fold back function operates when the voltage of this pin becomes 0.5V or lower. And oscillating frequency decreases together with FB voltage.

# I/O pin equivalent circuit chart

Pin No.	Pin No.	Equivalent Circuit		
1	СОМР	$V_{DD} (1) $ $E = 2k\Omega$ $COMP (1) $ $E = 400\Omega$		
2	RT	VDD (1) $10k\Omega$ RT (2) $500\Omega$ $500\Omega$ FT GND (2)		
3	SYNC	VDD (1) SYNC (3) GND (12)		
4	PGOOD	V <sub>DD</sub> (1) PGOOD (4) ↓ ↓ ↓ GND (12)		
5	EN	VDD $(1)$ $T_{20k\Omega} \leq T_{20k\Omega} $		
6	SW	CBOOT $7$ VIN $13$ SW $6$ GND $12$		

Continued on next page.

Continued from preceding page.

Pin No.	Pin No.	Equivalent Circuit
7	CBOOT	$V_{DD} (1) \longrightarrow V_{DC} (2) \longrightarrow U_{DC} (2) \longrightarrow U_{$
8	LDRV	CBOOT (7) HDRV (8) SW (6) GND (12)
9	HDRV	
10	OUT	
11	V <sub>DD</sub>	VIN (3 VDD (1) GND (2)
12, 13	GND, V <sub>IN</sub>	
14	ILIM	VIN (3) CYOL ILIM (14) GND (2)

Continued on next page.

Continued from preceding page.

Pin No.	Pin No.	Equivalent Circuit
15	SS/HICCUP	SS/HICCUP (5 GND (2) GND (2)
16	FB	$V_{DD} (1)$ $FB (6)$ $FB (6)$ $FB (1)$ $FB (1)$

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC sis an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resele in any manner.