Ordering number : EN*A1990 Preliminary



SANYO Semiconductors **DATA SHEET**

An ON Semiconductor Company

LV23411V — For Home Stereo Systems FM/AM Tuner IC

Overview

The LV23411V is single chip tuner IC, and FM/AM radio is able to be realized with few external parts.

Functions

- FM tuner
- AM tuner
- MPX Stereo Decoder
- Tuning system

Features

- No alignments necessary
- Reduction of external component counts
- Large audio output signal is available for home stereo systems
- Worldwide FM band support (64 to 108MHz)
- Worldwide AM band support (520 to 1710kHz)
- Soft-mute, Stereo-blend function
- LV23411 corresponds to Europe Immunity standard (EN55020-S1)
- I²C control interface

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc., please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Specifications

Absolute Maximum Ratings at Ta = 25°C, GND1 = GND2 = GND3 = GND4 = GND5 = 0V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		10.0	V
Digital output voltage	V _O max	SDA	3.6	V
Digital input voltage	V _{IN} 1 max	SDA, SCL	3.6	V
	V _{IN} 2 max	CLK IN	3.6	V
Allowable power dissipation	Pd max	Ta ≤ 70°C *1	450	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

^{*1 :} Mounted on a specified board. Board size is 114.3mm × 76.1mm × 1.6mm, glass epoxy.

$\textbf{Operating Conditions} \ \ \text{at Ta} = \underline{25^{\circ}\text{C}}, \ \underline{GND1} = \underline{GND2} = \underline{GND3} = \underline{GND4} = \underline{GND5} = \underline{0V}$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		9.0	V
Operating supply voltage Range	V _{CC} op	Register 1Eh bit 1 (LEVSHIF) = 0	4.5 to 6.5	V
* Note		Register 1Eh bit 1 (LEVSHIF) = 1	8.5 to 9.5	V

^{*} Note : supply the stabilized voltage.

Interface Conditions at Ta = -20 to +70°C, GND1 = GND2 = GND3 = GND4 = GND5 = 0V

Parameter	Symbol	Symbol Conditions		Unit		
Falametei	Symbol	Conditions	min	typ	max	Offic
High level input voltage	V _{IH} 1	SDA, SCL	2.3		3.5	٧
	V _{IH} 2	CLK IN	2.3		3.5	V
Low level input voltage	V _{IL} 1	SDA, SCL	0		0.5	V
	V _{IL} 2	CLK IN	0		0.3	V
Output voltage	VO	SDA	0		3.5	V
Crystal frequency	fin	CLK IN		32.768		kHz
Crystal frequency accuracy	faccuracy		-100		+100	ppm


Operating Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 9.0V$, with the designated circuit.

Doromotor	Cumb of	Symbol Conditions		Llmit			
Parameter	Symbol	Symbol		typ	max	Unit	
MONO : 75kHz dev		dBμV, fm = 1kHz, De-emphasis = 50μs, IF = 225KHz,	, BW = 45%				
STEREO: L+R = 67.5kHz dev, Pil		Discours A. F. Ch	0.4.				
Current drain	I_{CC} FM	Pin 9 output, Audio filter = IHF-BP F, Soft mute = off No input	,Sort stereo	= OII 40	45	mA	
	- 00	'	33				
30dB S/N sensitivity	SN30	S/N = 30dB input level		10	15	dBμV	
Signal-to-noise ratio	SNR	MONO	62	70		dB	
Total harmonic distortion	THD	MONO		0.5	1.5	%	
	THD-ST	STEREO		0.5	2.5	%	
Demodulation output	V _O 3	MONO	518	775	1160	mVrms	
SD operation level	SD	FS = 4	17	25	33	dBμV	
Mute attenuation	Mute	MONO	60	75		dB	
Stereo separation	Sep	Pin 10 output/Pin 9 output	20	35		dB	
Carrier leak	CL	STEREO SNR, Audio filter = OFF	30	40		dB	
Stereo on level	ST-ON	L+R = 67.5kHz dev, Pilot level		3.0	6.5	%	
		= 400Hz, mod = 30% IF = 53KHz, BW = 50% Pin 9 output, Audio filter = 15kHz LPF OFF					
Current drain	I _{CC} AM	No input	30	35	40	mA	
20dB S/N sensitivity	SN20	S/N = 20dB input level		48	65	dΒμV	
Signal-to-noise ratio	SNR		42	50		dB	
Total harmonic distortion	THD			0.8	2.8	%	
Demodulation output	V _O 2		122	173	245	mVrms	
SD operation level	SD	FS = 4	46	54	64	dBμV	
Mute attenuation	Mute	15kHz LPF ON	50	65		dB	


Package Dimensions

unit: mm (typ)

3259



Block Diagram



Pin descriptions

	acscriptic	,,,,			
Pin	Pin name	I/O	Descriptions	Remarks	DC voltage
1	AM-ANT	1	AM antenna input	Connect to pin2 through Matching coil or Ferrite antenna.	-
2	AM-REF	0	Reference voltage for AM part	Connect to pin1 through Matching coil or Ferrite antenna.	2.2V
3	AM-CAP	I	AM capacitor bank	Exteranal inductor (recommendation value) is connected between this pin and GND.	-
4	GND1	-	AM antenna GND	Connected to GND	0V
5	VREF1	0	Reference voltage for analog	Capacitor of 1µF is connected between this pin and GND.	4.3V
6	MPX IN_OUT	0	Demodulato output	When RDS used, LC72725 is applicable	2.5V
7	AM RF-AGC	0	AM RF AGC output	Capacitor of 1µF is connected between this pin and GND.	-
8	GND2	-	Analog GND	Connected to GND	0V
9	L-OUT	0	Audio Lch output	According to the V _{CC} _application, Reference Output_level setting is cangeable by Register Bit.	2.6V (3.7V)
10	R-OUT	0	Audio Rch output	Register 1Eh bit 1 (LEVSHIF) =1: Register 1Eh bit 1 (LEVSHIF) =0:	
11	V _{CC} -Low	-	Voltage supply pin at low voltage operation mode	When using V _{CC} < 6V, Connect to Pin15 directly	-
12	AM LCF	0	AM low_cut filter	Capacitor of 0.047uF is connected between this pin and GND.	2.2V
13	SD-OUT	0	SD indicator output	Active low output	3.0V (0.1V)
14	ST-OUT	0	ST indicator output	Active low output	3.0V (0.1V)
15	Vcc	-	Voltage supply pin		-
16	CLK_IN	I	Reference clock input	32.768kHz crystal connected to GND. It is Also applicable to input directly clock signals (square wave GND_reference)	-
17	IF AGC CAP	-	IF-AGC monitor point (test)	Open	-
18	SD-ADJ	-	Adjustment for SD on level	Incase of changing SD on level, put Resistor between this pin and GND.	-
19	NC	ı			-
20	SCL	I	I ² C interface CLK input		-
21	SDA	I/O	I ² C interface Data input/output		-
22	VREF2	0	Output voltage pin for V _{DD}	V _{DD} output_pin of 3.0V. This pin is applicable to supply the current other IC up to 10mA.	3.0V
23	GND3	-	Digital GND for control part		0V
24	L1	-	Local oscillator	39nH connected to pin 25	-
25	VREF3	0	Reference voltage for local OSC part		5.0V
26	L2	-	Local oscillator	39nH connected to pin 25	-
27	GND4	-	Analog GND for OSC part	Connected to GND	0V
28	FLL-CAP	-	Oscillator tuning voltage output	Capacitor of $0.1\mu F$ is connected between this pin and GND.	-
29	GND5	-	Analog GND for FMRF part	Connected to GND	0V
30	FM-ANT	I	FM antenna input 1	Input impedance is 75Ω	0.8V

Pin internal circuit description

Pin No.	Pin name	Pin voltage (V)	Description	Internal equivalent circuit
1	AM-ANT	2.2	AM antenna input pin. The AM antenna coil is connected between pins 40 and this pin. $R=100\Omega$	
2	AM-REF	2.2	Reference voltage pin for AM. VAM-REF = 2.2V	2.2V Regulator
3	AM-CAP	-	Tuning pinl for AM. (AM Capacitor Bank)	CAP-BANK 3
4	GND1	0	GND pin for Analogue AM_FE part.	
5	VREF1	4.3	Analogue part (tuner) reference bias terminal. VREF1 = 4.3V	4.3V Regulator
6	MPX IN_OUT	2.5	FM demodulation output /input for MPX. $R=100\Omega$	(9)
7	AM RF-AGC	-	Pin for AM_RF AGC. $R1 = 2M\Omega$ $R2 = 5k\Omega$ $R3 = 250\Omega$ $R4 = 1k\Omega$	R2\$ R4 R4 W
8	GND2	0	GND pin for Analogue tuner part.	
9 10	L-OUT R-OUT	2.6 (3.7V when LEVSHIF = 1)	L-ch (R-ch) output pin. $R = 100\Omega$ $R_{OUT} = 150\Omega$	(15) (10) (10) (9)

Continued on next page.

continuea	rom	preceding	page.

Pin No.	from preceding page. Pin name	Pin voltage (V)	Description	Internal equivalent circuit
11	V _{CC} -Low		$\begin{tabular}{ll} Description \\ \hline when using with V_{CC} < 6.0V, 11Pin-15 Pin is \\ \hline \end{tabular}$	Internal equivalent circuit
12	AM LCF	2.2	shorted. Terminal for AM Low-cut Filter.	5V Regulator 4.3V Regulator
12	AW EOI	2.2	R1 = 250Ω R2 = $100k\Omega$ R3 = $100k\Omega$ R4 = $50k\Omega$ R5 = $50k\Omega$	12 R1 R2 R2 R5 R5
13	SD-OUT	3.0 (less than 0.1)	SD indicator output pin. Active Low output. $R = 100k\Omega$	22) R \$ SD SW
14	ST-OUT	3.0 (less than 0.1)	FM stereo indicator output pin Active Low output $R = 100 k \Omega$	R\$ R\$ ST SW
15	Vcc	Vcc	Analogue part power supply pin. When using 8.5 to 9.5V, set to Register 1Eh Bit 1 (LEVSHIF) = 1 When using with V_{CC} < 6.5V, set to Register 1Eh Bit 1 (LEVSHIF) = 0 And 11Pin-15Pin must be shorted "	
16	CLK_IN	2.1 (OSC mode)	For internal reference clock. 32.768kHz crystal connected to GND. It is Also applicable to input directly clock signals (square wave GND_reference) R = 100Ω	R Crystal oscillator
17	IF AGC CAP	-	This pin is for test. Open $R1=1.5k\Omega,R2=1k\Omega,R3=500\Omega$	R1 R2 R3 W W W W W W W W W W W W W W W W W W
18	SD-ADJ	-	Open normally. Adjust pin for SD sensitivity with to $k\Omega$ resistor connected to GND	COMP 18

Continued on next page.

Continued from preceding page.

Continucu	from preceding page.		1	
Pin No.	Pin name	Pin voltage (V)	Description	Internal equivalent circuit
19	NC	-		
20	SCL	-	Digital interface CLK line. $R = 1k\Omega$	20 R SCL
21	SDA		Digital interface DATA line. (Interactive data communication line.) Require pull_up resistor 3.3k to 10k between this pin and Vref2 (V_{DD}). R = 250 Ω	data data
22	VREF2	3	Reference voltage output pin for Logic part. Vref2 = 3V	15) Regulator 22
23	GND3	0	GND pin for digital part (Control part).	
24 26	L1 L2	5	OSC coil of 39nH to be connected between this pin and pin 25.	24 26 CAP BANK BANK
25	VREF3	5	Reference voltage pin for local oscillation circuit.	5V Regulator
27	GND4	0	GND pin for local oscillation circuit.	
28	FLL-CAP	-	LPF pi n for controlled FLL internally. $R = 80k\Omega$	28
29	GND5	0	GND pin for local oscillation circuit.	

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	Pin voltage (V)	Description	Internal equivalent circuit
30	FM-ANT	0.8	FM antenna input pin FM. $R=1.5k\Omega$ $Rin=75\Omega$	30 R 29

Used parts

Used parts					
Component	Parameter	Value	Tolerance	Туре	Supplier
L1	Local Osc Coil	39nH	5%	LL2012-FHL39NJ	TOKO
L2	Local Osc Coil	39nH	5%	LL2012-FHL39NJ	TOKO
L3	AM Loop antenna	18.1μH	5%	4910-CSL18R1JN1	SAGAMI
T1	AM RF matching	250μΗ	-	A90326057	COILS
				#7003RNS-A1109YZS	TOKO
C1	Ripple Filter	1μF			
C2	AM RF AGC Capacitor	1μF			
C3	Coupling Capacitor	1μF			
C4	Coupling Capacitor	1μF			
C5	Supply Bypass Capacitor	0.1μF			
C6	Supply Bypass Capacitor	22μF			
C7	AM Low-cut Filter	0.1μF			
C8	Supply Bypass Capacitor	22μF			
C9	Osc Filter	0.1μF			
C10	Ripple Filter	0.1μF			
R1	Pulled-up Resistor	4.7kΩ			
R2	Pulled-up Resistor	4.7kΩ			
R3	SD Adjust Resistor	to kΩ			
BPF	FM ANT BPF	-	-	GFMB7	SOSHIN
X1	Crystal	32.768kHz	100ppm	DT-26	KDS
LO1	AM Ferrite antenna	260μΗ	TBD	-	-

Format of Bus Transfers

Bus transfers are primarily based on the I²C primitives

- Start condition
- Repeated start condition
- Stop condition
- Byte write
- Byte read

Start, restart, and stop conditions are specified as shown in Table 1 below.




Fig. 1 the I²C start, repeated start and stop conditions.

For details, like timing, etc., refer to specifications of I²C.

8-bit write

8-bit data is sent from the master microcomputer to LV23411.

Data bit consists of MSB first and LSB last.

Data transmission is latched at the rising edge of SCL in synchronization with the SCL clock generated at the master IC. Do not change data while SCL remains HIGH.

LV23411 outputs the ACK bit between eighth and ninth falling edges of SCL




Fig. 2 Signal pattern of the I²C byte write

Read is of the same form as write, only except that the data direction is opposite. Eight data bits are sent from LV23411 to the master while Ack is sent from the master to LV23411.




Fig. 3 Signal pattern of the I²C byte read

The serial clock SCL is supplied from the master side. It is essential that data bit is output from LV23411 in synchronization with the falling edge while the master side performs latching at the rising edge.

LV23411 latches ACK at the rising edge.

The sequence to write data D into the register A of LV23411 is shown below.

- Start condition
- write the device address (C0h)
- write the register address, A
- write the target data, D
- stop condition




Fig. 4 Register write through I²C

When one or more data has been provided for writing, only the first data is allowed to be written.

Read sequence

- start condition
- write the device address (C0h)
- write the register address, A
- repeated start condition (or stop + start in a single master network)
- write the device address + 1 (C1h)
- read the register contents D, transmit NACK (no more data to be read)
- stop condition




Fig. 5 Register read through I²C

Interrupt Pin INT


LV23411 has the dedicated interrupt output pin. For the active level to the host, either LOW or HIGH can be selected. The INT output pin is kept floating while the PWRAD bit is cleared during initialization.

Therefore, to avoid influence on the CPU side during initialization, it is recommended to secure the non-active state by means of the pull-up or pull-down resistor.

This enables direct INT output connection to non-masking interruption of the host CPU.

Digital interface specification (interface specification : reference)

(1). Characteristics of SDA and SCL bus line relative to the I²C bus interface



Bernatus	0	Standar	d-mode	High_Spe		
Parameter	Symbol	min	max	min	max	unit
SCL clock frequency	F _{SCL}	0	100	0	400	kHz
Fall time of both SDA and SCL	Tf		300	20+0.1Cb	300	ns
Rise time of both SDA and SCL	Tr		1000	20+0.1Cb	300	ns
High time of SCL	T _{HIGH}	4.0		0.6		μs
Low time of SCL	T _{LOW}	4.7		1.3		μs
Hold time of STAT condition	T _{HD} ; STA	4.0		0.6		μs
Hold time of Data	T _{HD} ; DAT	0	3.45	0	0.9	μs
Set-up time of STAT condition	T _{SU} ; STA	4.7		0.6		μs
Set-up time of STOP condition	T _{SU} ; STO	4.0		0.6		μs
Set-up time of Data	T _{SU} ; DAT	250		100		ns
Bus free time between a STOP and START condition	T _{BUF}	4.7		1.3		μs
Capacitivie load for each bus line	Cb		400		400	pF

^{*}Cb = Total capacitance of one bus line

Description of the Register of LV23411V

Register 00h - CHIP_ID - Chip identify register (Read-Only)

7	6	5	4	3	2	1	0			
ID[7:0]										
	: ID[7:0] : 8-bit Chip ID LV243411 : 1Bh									
Note : To abort	Note: To abort the command, write any value in this register.									

Register 01h - CHIP_REV - Chip Revision identify register (Read-Only)

7	6	5	4	3	2	1	0				
Revision[7:0]											
Bit 7-0:	Bit 7-0: ID[7:0]: 8-bit Chip Revision										
	ES1:00h										
Note: To abor	Note: To abort the command, write any value in this register.										

Register 02h - RADIO_STAT - Radio station status (Read-Only)

7	6	5	4	3	2	1	0				
IM_STAT	IM_FS[1:0]		MO_ST	FS[2:0]			TUNED				
Bit 7 :	IM_STAT : State of Image-station avoidance 0 = Normal (Possible to write) 1 = The Image-station avoidance is being processed (Impossible to write) Note : This bit works only at Register14h_bit7 (IM_EVAS) is set to "1". The writing processing to LV23411 is prohibited when this bit is "1".										
Bit 6-5:	IM_FS: Image-signal Fieldstrength 0: No image-signal 1: There are weak Image-signal that level is less -10dB or more weaker than desire's 2: The level of the image –signal is around 0 - 10dB compared with desire's 3: The level of the image-signal is +10dB or more stronger than that of desire's										
Bit 4:	MO_ST: Mono/Stereo indicator 0 = Forced monaural 1 = Normal (Receiving in stereo mode)										
Bit 3-1:	FS[2:0]: Fieldstr 0: FS < 10 dBµ ^V 1: FS = 10 - 20 d 2: FS = 20 - 30 d 	V dBµV dBµV									
Bit 0 :	1. PW_RA 2. Tuning	tuning command cleared under 3 aD = 0	conditions as be	low.							

			LV23	3411V			
Register 04h	- TNPL - Tur	ne position lo	w (Read-Only)				
7	6	5	4	3	2	1	0
TUNEPOS[7:0)]						
Bit 7-0:	TUNEPOS[7:0]] : Current RF F	Frequency (Low 8)	bit)			
Pagistar 05h	- TNIDH ST/	NT - Tune nos	sition high/statu	ıs (Poad-Only	()		
7	6	1	4		1	T 1	Ιο Ι
ERROR[1:0]	O	5 TUNEPOS[1		3	2	1	0
Bit 7-6:	ERROR[1:0]:	_	12.6]				
Bit 7-0.	ERROR[1:0]	Error code	Remark				
	0		OK, Command e	end (No Error)			
	1		DAC Limit Error				
	2		Command forced				
	3		Command busy				
Bit 5:0 :	TUNEPOS[13:	8] : Current RF	Frequency (High :	5 bit)			
<u> </u>		<u>- · · · · · · · · · · · · · · · · · · ·</u>	. , , ,	*			
Register 06h	- COUNT L	- Counter lov	v (Read-Only)				
7	6	5	4	3	2	1	0
COUNT[7:0]	<u> </u>	1		1 -	_1 -	1 -	
Bit 7-0:	COUNT[7:0] :	Counter value (Low 8 bit)				
			, ,				
Register 07h	- COUNT H	- Counter Hi	gh (Read-Only))			
7	6	5	4	3	2	1	0
COUNT[15:8]	1 -		<u>'</u>	1 3	1 2	1 *	
Bit 7-0 :	COUNT[15:8]	: Counter value	(High 8 bit)				
210.7.0.1	000111[1010]	· counter variae	(Ingh o on)				
Register 08h	- IF OSC - D	DAC for IF OS	SC (Read/Write	.)			
7	6	5	4	3	2	1	0
IFOSC[7:0]	1 0	1 3		1 3	1 -	1 1	1 0
Bit 7-0:	IFOSC[7:0] : IF	F Oscillator DA	C				
1 210 7 0 1	11 000[/.0] . 11						
Register 09h	- IFRW-DAC	for IF - Filter	Band width (R	ead/Write)			
7	6	5	4	3	2	1	0
IFBW[7:0]	J]]		1 3		1	1 0
Bit 7-0:	IFBW[7:0] : IF-	-Filter Band wid	dth DAC				
	· = · · [· · · · ·] · · · ·	Zuna Wi					
Register 0Rh	- STERFO	OSC - DAC f	or Stereo Deco	der OSC (Re	ad/Write)		
7	6	5	4	3	2	1	0
SDOSC[7:0]	<u> </u>	1 -	<u> </u>	1 ~	<u>1 ~ </u>	1 *	1 "
Bit 7-0:	SDOSC[7:0] · S	Stereo Decoder	Oscillator DAC				
Bit / O.	52050[7.0].1	Stereo Becouer	Osemator Brie				
Register OCh	- RE OSC -	DAC for RE	OSC (Read/Wi	rito)			
7	6	5	4	3	2	1	0
RFCAP[7:0]	0	3	4	3	2	1	10
Bit 7-0:	RFOSC[7:0] : I	PE Oscillator D	A.C.				
Dit /-U .	KI USC[/:U] : I	A. Oscillator Di	AC .				
Pagistar ADA	DECAD F	DE Can bank	(Pand/Mrita)				
			(Read/Write)	La	T 2		10
7 DECADI7.01	6	5	4	3	2	1	0
RFCAP[7:0]	DECADIZ OLI	OF On-iller C	omanita: De 1				
Bit 7-0:	RFCAP[7:0] : I	Kr Oscillator Ca	apacitor-Bank				

Register 0Eh - AMCAP1 - AM - ANT Cap bank1 (Read/Write)

7	6	5	4	3	2	1	0		
AMCAP[7:0]									
Bit 7-0 : AMCAP[7:0] : AM Antenna Capacitor-Bank									

Note:

The AM antenna capacitor bank is composed of 12 bits.

High 4 bit is arranged at "AMCTRL" register.

Register 0Fh - AMCTRL - AM Station Control (Read/Write)

7	6	5	4	3	2	1	0
AMDIV[2:0]			AM_CAL	ACAP11	ACAP10	ACAP9	ACAP8

Bit 7-5: AMDIV[2:0]: AM Clock Divider Bit 7: AM_CD2: AM Clock Divider bit 2. Bit 6: AM_CD1: AM Clock Divider bit 1. Bit 5: AM_CD0: AM Clock Divider bit 0.

Note: The AM_CD[2:0] is used to decrease frequency from FM - band to AM - band.

Please set AM_CD to "0" at FM mode.

AM_CD[2:0]	Divide-Rate	AM-RF frequency (In kHz)
0,1	Divider OFF	0 (FM mode)
2	224	338 - 483
3	160	474 - 676
4	112	676 - 966
5	80	947 - 1353
6	64	1183 - 1692
7	48	1578 - 2256

Bit 4: NA (Fixed to "0")

Bit 3-0: AMCAP[11:8]: AM Antenna Capacitor-Bank

Bit 3: AMCAP_bit 11 Bit 2: AMCAP_bit 10 AMCAP_bit 9 Bit 1: Bit 0: AMCAP_bit 8

Register 10h - DO_REF_CLK_CNF - DO output mode and reference clock configuration (Read/Write)

7	6	5	4	3	2	1	0				
IPOL	DO_SEL[1:0]		EXT_CLK_CF)]							
Bit 7-5:	NA (Fixed to "0	")									
Bit 4-3:	EXT_CLK_CFG[1:0]: External Clock Setting										
	EXT_CLK_CFG[1:0] Reference clock										
	00	•	Off								
	01	(Oscillator clock s	ource (Externa	al Clock sour	ce)					
	10	3	32768Hz crystal	oscillator							
	11 No use										
Bit 2-0 : FS_S[2:0] : SD (Station Detector) operation level setting											

Register 11h - IF_SEL - IF frequency selection (Read/Write)

7	6	5	4	3	2	1	0
FLL_MOD	AMIF[2:0]	AMIF[2:0]		FMIF[3:0]			

Bit 7:

FLL_MOD: FLL operation mode 0 : Smoothing Filter = OFF

1 : Smoothing Filter = ON

Bit 6-4: AMIF[2:0]: IF frequency setting at AM mode

	AMIF[2:0]											
0 1 2 3 4 5 6 7												
20kHz	20kHz 31kHz 42kHz 53kHz 64kHz 75kHz 86kHz 97kHz											

Bit 3-0: FMIF[3:0]: IF frequency setting at FM mode (kHz)

SE_AM	RF_SEL		FMIF[3:0]														
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	112.5	125	137.5	150	162.5	175	187.5	212.5	225	237.5	250	262.5	275	287.5	312.5	325
0	1	112.5	127.5	142.5	157.5	157.5	172.5	187.5	202.5	217.5	232.5	247.5	262.5	277.5	292.5	307.5	322.5

Register 12h - REF_CLK_MOD - Slope correction (Read/Write)

7	6	5	4	3	2	1	0					
REFMOD[7:0]												
Bit 7-0:	Bit 7-0: REFMOD[7:0]: Reference clock collection											

Register 13h - SM_CTRL - Statemachine control (Read/Write)

7	6	5	4	3	2	1	0					
FLL_ON	CLKS_SE[2:0]]		nSD_PM	nIF_PM	CM_SE[1:0]						
Bit 7:	FLL_ON : FLL	control		•	•	•						
	0 = FLL OFF											
	1 = FLL ON											
Bit 6-4 :	Bit 6-4: CLKS_SE: Clock source selection											
	0 = No select 1 = Stereo Decoder Oscillator is selected											
			selected									
	2 = IF Oscillator 3 = AM Antenna		lootod									
	4 = FM RF Osci											
	5 = AM RF Osci											
	6 - 7 = No select		•									
	0 7 = 110 select	•										
Note : Bit	[6-4] set oscillato	or source.										
	ect arbitrary clock		ning or calibration	ns or measure.								
Bit 3:	nSD_PM : Stere		mute									
	0 = SD PLL Off											
	1 = SD PLL On	(Normal operati	on)									
Bit 2:	nIF_PM : IF PLI	Lmuta										
Bit 2.	0 = IF PLL Off (
	1 = IF PLL On (I		m)									
	I - II I LL OII (I	rtormar operatio	,									
Bit 1-0:	CM_SE : Comm	and mode select	tion									
	0 = No command	d										
	1 = Measure mod	de										
	2 = Calibration r	node										
	3 = Radio tuning	g (RF frequency	tuning) mode									
)												
	is bit used to selec											
	ect the arbitrary co			T /TT								
1 ne	command is exec	cuted by setting	TARGET_VAL_	_L/H.								
Command	l execution time :											
Commune	SD calibration = 540ms											
	IF calibration = 134ms											
	RF (FM) tuning = 105ms											
	RF (AM) tuning = 158 ms											
	Note: Please wait the time provided for the above-mentioned before all processing including reading the register after											
		-	r the above-menti	oned before all p	rocessing includi	ing reading the re	egister after					
	having executed	the command.										

Register 14h - REF_CLK_PRS - Reference clock pre-scaler (Read/Write)

7	6	5	4	3	2	1	0				
IM_EVAS	Reserved	d WAIT_SEL AM_FINE REFPRE[3:0]									
Bit 7:	IM_EVAS : Ima	ge signal avoida	nce function ON	/OFF							
	0 = OFF	-									
	1 = ON (Recomi	1 = ON (Recommend)									
Bit 6:	Reserved : Fixed to "0"										
Bit 5:		WAIT_SEL : Selection mute release standby time after tuning									
	0 = 8ms wait										
	1 = 4ms wait										
Bit 4 :	AM_FINE : Sele	ection AM_ANT	adjustment stand	dby time							
	0 = No wait whe	n DAC value is	changed	•							
	1 = 2ms wait wh	en DAC value is	changed								
Bit 3-0 :	REFPRE[3:0] : I	Reference Clock	pre- scaler								
	0 = 1 : 1										
	1 = 1 : 2										
	2 = 1 : 4										
	15 = 1 : 32768										

Register 15h - REF_CLK_DIV - Reference clock divider (Read/Write)

7	6	5	4	3	2	1	0
REFDIV[7:0]							
Bit 7-0:	REFDIV[7:0] : I 0 : Divide rate = 1 : Divide rate = 255 : Divide rate	1 2	Divider				

Register 16h - TARGET_VAL_L - Target Value Low Register (Read/Write)

•		_		• ,	,			
7	6	5	4	3	2	1	0	
TARGET[7:0]								
Bit 7-0: TARGET[7:0]: Target frequency low 8 bit:								
Tuni	Tuning frequency or Calibration frequency: low byte							

Register 17h - TARGET_VAL_H - Target Value High Register (Read/Write)

7	6	5	4	3	2	1	0			
TARGET[15:8]										
Bit 7-0:	Bit 7-0: TARGET[15:8]: Target frequency high 8 bit:									
Tuning frequency or Calibration frequency: high byte										
*	With radio power ON, lower eight bits of the target frequency are set. Then, set higher eight bits of the target frequency to this register. The command is executed									

TUNEPOS and TARGET :

- AM mode : 1kHz span - FM mode : 10kHz span

Register 18h - RADIO_CTRL1 - Radio control 1 (Read/Write)

7	6	5	4	3	2	1	0
IQC_CTR	IFPOL	OSC_LEV[1:0]	DEEM	VOL[1:0]		EN_AMHC

Bit 7: IQC_CTR: I/Q phase change

0 = Normal mode (Upper heterodyne)

1 = I/Q phase change : for image signal avoidance (Lower heterodyne)

Note: Usually, no-need to change

Bit 6: IF pole change by State Machine

0 = The IF frequency is added to local frequency (Normal) 1 = The IF frequency is subtracted from local frequency

Note: Usually, no-need to change

Bit 5-4: OSC_LEV[1:0]: RF-OSC oscillation level setting

0 = minimum level 3 = maximum level

Note: 3dB steps, Level = 2 is recommended

Bit 3: DEEM: De-emphasis setting

 $0 = 50\mu s$: Korea China, Europe, Japan

 $1 = 75\mu s : USA$

Bit 2-1: VOL[1:0]: Volume setting

0 = minimum (VOL0)

• • • • • •

3 = maximum (VOL3)

Bit 0: EN_AMHC: AM High-cut Filter ON/OFF

0 = AM HCF OFF 1 = AM HCF ON

Register 19h - RADIO_CTRL2 - Radio control 2 (Read/Write)

7	6	5	4	3	2	1	0			
Reserved	Reserved	EN_AMM	Reserved	IF_AGC_LEV	RF_AGC_LEV	7[1:0]	EN_RFAGC			
Bit 7 :	Reserved : Fixed	l to "0"								
Bit 6:	Reserved: Fixed to "1"									
Bit 5:	0 = AM mute Ol	EN_AMM : AM Mute ON/OFF 0 = AM mute OFF 1 = AM mute ON								
Bit 4 :	Reserved : Fixed	l to "0"								
Bit 3:	IF_AGC_LEV: 0 = AGC slow m 1 = AGC first m	node	Control							
Bit 2-1 :	RF_AGC_LEV[1:0]: RF-AGC Level Control 0 = AGC slow mode 1 = AGC normal mode 3 = AGC first mode									
Bit 0 :	EN_RFAGC : RF-AGC ON/OFF 0 = AGC OFF 1 = AGC ON (Normal)									

Register 1Ah - RADIO_CTRL3 - Radio control 3 (Read/Write)

7	6	5	4	3	2	1	0			
DEEM_100	NA		IF_AGC_CAP	AM_WIDE_A	GC_OFF	AM_WIDE_A	GC_ON			
Bit 7:	$0 = 0 \mu s$ (Default	DEEM_100 : Additional De-emphasis (100 μ s) 0 = 0 μ s (Default setting)								
	$1 = 100\mu s$ (DEE)	$\mathbf{M} = 1:75\mu\mathbf{S})$								
Bit 6:	NA	NA								
Bit 4:	IF_AGC_CAP 0 = OFF (Norma 1 = ON	0 = OFF (Normal)								
Bit 3-2:	AM_WIDE_AGC_OFF[1:0] : AM WIDE AGC OFF Level Control 0 = First mode 3 = Slow mode									
Bit 1-0 :	AM_WIDE_AG 0 = WIDE AGC 1 = First mode 3 = Slow mode		M WIDE AGC O	N Level Control						

Register 1Ch - STEREO_CTRL1 - Stereo control 1 (Read/Write)

7	6	5	4	3	2	1	0			
CRC[1:0]		SS_SP2	Reserved	Reserved	PICAN_EN	FOSTEREO	ST_M			
Bit 7-6:	CRC[1:0] : Capture Range Control 0 = Narrow mode 3 = Wide mode									
Bit 5:	SS_SP2 : Stereo=ON sensitivity speed2 (First mode) 0 : First mode = OFF 1 : First mode = ON (Recommend)									
Bit 4 :	Reserved : Fixed	l to "0"								
Bit 3:	Reserved : Fixed	l to "0								
Bit 2:	PICAN_EN: PI 0 = OFF 1 = ON (Recomm	_	ellation ON/OF							
Bit 1:	FOSTEREO : Forced Stereo 0 = OFF (Normal) 1 = ON									
Bit 0 :	ST_M: Mono/S 0 = Stereo on (N 1 = Stereo off (F	ormal)								

Register 1Dh - STEREO_CTRL2 - Stereo control 2 (Read/Write)

7	6	5	4	3	2	1	0			
NA	•		FOAMAGC	Reserved	OVER_MOD	CPAJ[2:0]				
Bit 7-5:	NA									
Bit 4 :	FOAMAGC 0: Forced - AGC = OFF 1: Forced - AGC = ON									
Bit 3:	Reserved: Fixed	to "0"								
Bit 2:	OVER_MOD : Over-modulation detector ON/OFF 0 = OFF 1 = ON									
Bit 1-0:	CPAJ[1:0] : Channel separation adjacent 0 = Minimum Sub-signal level 7 = Maximum Sub-signal level									


Register 1Eh - RADIO_CTRL4 - Radio control 4 (Read/Write)

7	6	5	4	3	2	1	0	
SOFTST[2:0]			SOFTMU[2:0]			LEVSHIF	FO_SOFTT	
Bit 7-5:	it 7-5: SOFTST[2:0]: Soft Stereo Function (Stereo-Blend) 0: Soft Stereo = OFF 7: Soft Stereo = Lev7 (Max)							
Bit 4-2:	SOFTMU[2:0] : Soft Audio mute Function 0 : Soft mute = OFF 7 : Soft mute = Lev7 (Max)							
Bit 1 :	LEVSHIF: Audio Line-out DC level shift $0 = \text{Normal DC level } (V_{\text{CC}} = 5.0\text{V})$ $1 = \text{DC level is shifted } (V_{\text{CC}} = 9.0\text{V})$							
Bit 0:	FO_SOFTST : F 0 : ON (Normal) 1 : OFF		o Function					


Register 1Fh - RADIO_CTRL5 - Radio control 5 (Read/Write)

7	6	5	4	3	2	1	0				
RF_SEL	IFRIM	nAGC_SPD	SE_FM/AM	AMP_CTR	MUTE	AM_CAL	PW_RAD				
Bit 7:	RF_SEL : RF tuning range select										
	0 = Normal (Japan/USA/Europe)										
	1 = OILT (65MHz to 74MHz)										
Bit 6:	IEDIM · IE OSC limit setting										
Dit 0.	IFRIM: IF OSC limit setting 0: Max = 350kHz (FM mode)										
	1 : Max = 350kF										
		,									
Bit 5:		AGC speed sett	ing								
	0 = High speed										
	1 = Normal (AM)	1 mode)									
Bit 4 :	SE FM/AM : A	M/FM mode sele	ect								
	0 = FM mode										
	1 = AM mode										
Bit 3:	$AMP_CTR : Au$ 0 = OFF	idio Amp ON/OF	F								
	0 = OFF 1 = ON										
	1 – 011										
Bit 2:	MUTE : Audio I	Mute ON/OFF									
	0 = ON										
	1 = OFF										
Bit 1 :	AM CAL: AM	Calibration (Ant	enna tuning mod	le)							
21011		ng mode (Norma		,							
		tion mode (AM a		ode)							
Note: Se	et this bit to "1", if	ANT calibration	frequency is me	asured.							
Bit 0 :	PW_RAD: Radi	o Power									
Dit O.		(power save mod	le)								
	1 = Power ON	A	-,								
					~ 0						
	V _{CC} voltage is in	-		-		• 1					
~∠: When the	e V _{CC} voltage is d	aropped once, coa	ntent of registers	otner than PW_	KAD becomes	ırregular.					

Test Circuit



Application Circuit Example



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned

This catalog provides information as of October, 2011. Specifications and information herein are subject to change without notice.