

P-Channel 60V Trench MOSFET

General Description

The LTP22P06 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

$$B_{VDSS} = -60V,$$

$$R_{DS(ON)} \leq 75m\Omega @ V_{GS} = -10V$$

$$R_{DS(ON)} \leq 100m\Omega @ V_{GS} = -4.5V$$

$$I_D = -22A$$


Features

- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- Marking: LTP22P06
- Qualified to MIL-STD-750E
- Weight: 1.9g
- RoHS Compliant




Application

- Power Management in Notebook
- Load Switch
- DC/DC Converter



P-Channel MOSFET

(TO-220AB)
Top View



Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETER		SYMBOL	VALUE	UNIT
Drain-Source Voltage		V_{DSS}	-60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	I_D	-22	A
	$T_C = 70^\circ\text{C}$		-18	
Pulsed Drain Current		I_{DM}	-88	A
Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	79	W
	$T_C = 70^\circ\text{C}$		55	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

PARAMETER	SYMBOL	TYP	UNIT
Thermal Resistance Junction-to-Case ¹	R_{thJc}	1.9	$^\circ\text{C/W}$


P-Channel 60V Trench MOSFET
Electrical Characteristics ($T_A = 25^\circ\text{C}$ Unless Otherwise Specified)

PARAMETER	TEST CONDITION	SYMBOL	MIN	TYP	MAX	UNIT
STATIC						
Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	BV_{DSS}	-60	--	--	V
Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$	$V_{GS(th)}$	-1	--	-3	V
Gate-Source Leakage	$V_{DS}=0V, V_{GS}=\pm 20V$	I_{GSS}	--	--	± 100	nA
Zero Gate Voltage Drain Current	$V_{DS}=-40V, V_{GS}=0V$	I_{DSS}	--	--	-1	μA
Drain-Source On-Resistance ²	$V_{GS}=-10V, I_D=-8.5A$	$R_{DS(ON)}$	--	62	75	m Ω
	$V_{GS}=-4.5V, I_D=-6.8A$		--	80	100	
DYNAMIC						
Total Gate Charge	$V_{GS}=-10V, V_{DS}=-48V, I_D=-17A$	Q_g	--	25	--	nC
Total Gate Charge	$V_{GS}=-4.5V, V_{DS}=-48V, I_D=-17A$	Q_g	--	13	--	
Gate-Source Charge		Q_{gs}	--	5.6	--	
Gate-Drain Charge		Q_{gd}	--	6.5	--	
Input Capacitance	$V_{GS}=0V, V_{DS}=-15V, F=1MHz$	C_{iss}	--	976	--	pF
Output Capacitance		C_{oss}	--	370	--	
Reverse Transfer Capacitance		C_{rss}	--	32	--	
Turn-On Delay Time	$V_{GS} = -10V, V_{DS} = -30V, R_G = 25\Omega, I_D = -8.5A$	$t_{d(on)}$	--	44	--	nS
Turn-On Rise Time		t_r	--	22	--	
Turn-Off Delay Time		$t_{d(off)}$	--	108	--	
Turn-Off Fall Time		t_f	--	28	--	
Source-Drain Diode						
Diode Forward voltage	$I_{SD}=-8.5A, V_{GS}=0V$	V_{SD}	--	-0.9	-1.2	V


Notes:

- (1). The device mounted on 1in² FR4 board with 2 oz copper
- (2). Pulse test: Pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, guaranteed by design, not subject to production testing.
- (3). LiteON Semiconductor reserves the right to improve product design, functions and reliability without notice

P-Channel 60V Trench MOSFET




P-Channel 60V Trench MOSFET




P-Channel 60V Trench MOSFET

Package Outline Dimension

TO-220AB



Marking information



P-Channel 60V Trench MOSFET**Important Notice and Disclaimer**

LSC reserves the right to make changes to this document and its products and specifications at any time without notice. Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

LSC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does LSC assume any liability for application assistance or customer product design. LSC does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

No license is granted by implication or otherwise under any intellectual property rights of LSC.

LSC products are not authorized for use as critical components in life support devices or systems without express written approval of LSC