

# 6500V<sub>RMS</sub> Isolated RS485/RS422 µModule Transceiver + Power

## **FEATURES**

- RS485/RS422 Transceiver: 6500V<sub>RMS</sub> for 1 Minute
- Reinforced Insulation
- Isolated DC Power: 5V at 150mA
- No External Components Required
- 20Mbps or Low EMI 250kbps Data Rate
- High ESD: ±15kV HBM on Transceiver Interface
- High Common Mode Transient Immunity: 50kV/µs
- Integrated Selectable 120 $\Omega$  Termination
- Extended Creepage and Clearance ~14.6mm
- 1.62V to 5.5V Logic Supply Pin for Flexible Digital Interface
- Maximum Continuous Working Voltage: 690V<sub>RMS</sub>
- High Input Impedance Failsafe RS485 Receiver
- Current Limited Drivers and Thermal Shutdown
- Compatible with TIA/EIA-485-A and PROFIBUS
- High Impedance Output During Internal Fault Condition
- Low Current Shutdown Mode (< 10µA)
- General Purpose CMOS Isolated Channel
- 22mm × 9mm × 5.16mm Surface Mount BGA Package

## **APPLICATIONS**

- Isolated RS485/RS422 Interface
- Industrial Networks
- Breaking RS485 Ground Loops
- Isolated PROFIBUS-DP Networks

# DESCRIPTION

The LTM®2885 is a complete galvanically isolated full-duplex RS485/RS422  $\mu$ Module® (micromodule) transceiver. No external components are required. A single supply powers both sides of the interface through an integrated, isolated, low noise, efficient 5V output DC/DC converter.

Coupled inductors and an isolation power transformer provide  $6500V_{RMS}$  of isolation between the line transceiver and the logic interface. This device is ideal for systems where the ground loop is broken allowing for large common mode voltage variation. Uninterrupted communication is guaranteed for common mode transients up to  $50kV/\mu s$ .


Maximum data rates are 20Mbps or 250kbps in slew limited mode. Transmit data, DI, and receive data, RO, are implemented with event driven low jitter processing. The receiver has a one-eighth unit load supporting up to 256 nodes per bus. A logic supply pin allows easy interfacing with different logic levels from 1.62V to 5.5V, independent of the main supply.

Enhanced ESD protection allows this part to withstand up to  $\pm 15$ kV (human body model) on the transceiver interface pins to isolated supplies and  $\pm 25$ kV through the isolation barrier to logic supplies without latch-up or damage.


**17**, LT, LTC, LTM, Linear Technology, the Linear logo and μModule are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# TYPICAL APPLICATION

Isolated Half-Duplex RS485 µModule Transceiver



#### LTM2885 Operating Through 100kV/µs CM Transients




2885f

# **ABSOLUTE MAXIMUM RATINGS**

(NOTE 1)	
V <sub>CC</sub> to GND	0.3V to 6V
V <sub>CC2</sub> to GND2	0.3V to 6V
V <sub>L</sub> to GND	0.3V to 6V
Interface Voltages	
(A, B, Y, Z) to GND2	V <sub>CC2</sub> –15V to 15V
(A-B) with Terminator Enabled	±6V
Signal Voltages ON, RO, DI, DE,	
RE, TE, D <sub>OUT</sub> to GND	$\sim -0.3 \text{V to V}_{\text{L}} + 0.3 \text{V}$

Signal Voltages SLO,	
D <sub>IN</sub> to GND2	$-0.3V$ to $V_{CC2} + 0.3V$
Operating Temperature Range (Note	4)
LTM2885C	0°C to 70°C
LTM2885I	40°C to 85°C
LTM2885H	40°C to 105°C
Maximum Internal Operating Temper	rature 125°C
Storage Temperature Range	55°C to 125°C
Peak Body Reflow Temperature	245°C

# PIN CONFIGURATION



# ORDER INFORMATION http://www.linear.com/product/LTM2885#orderinfo

		PART MARKING		PACKAGE	MSL	
PART NUMBER	PAD OR BALL FINISH	DEVICE	FINISH CODE	TYPE	RATING	TEMPERATURE RANGE
LTM2885CY#PBF						0°C to 70°C
LTM2885IY#PBF	SAC305 (RoHS)	LTM2885Y	e1	42-BGA	3	-40°C to 85°C
LTM2885HY#PBF						-40°C to 105°C

- Device temperature grade is indicated by a label on the shipping container.
- Pad or ball finish code is per IPC/JEDEC J-STD-609.
- Terminal Finish Part Marking: www.linear.com/leadfree
- This product is not recommended for second side reflow. For more information, go to: www.linear.com/BGA-assy
- Recommended BGA PCB Assembly and Manufacturing Procedures: www.linear.com/BGA-assy
- BGA Package and Tray Drawings: www.linear.com/packaging
- This product is moisture sensitive. For more information, go to: www.linear.com/BGA-assy

TECHNOLOGY TECHNOLOGY

2885f

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{CC} = 5.0V$ , $V_L = 3.3V$ , GND = GND2 = 0V, $ON = V_L$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Power Supp	ly						
$\overline{V_{CC}}$	V <sub>CC</sub> Supply Voltage		•	4.5	5.0	5.5	V
$V_L$	V <sub>L</sub> Supply Voltage		•	1.62		5.5	V
I <sub>CCPOFF</sub>	V <sub>CC</sub> Supply Current in Off Mode	ON = 0V	•		0	10	μА
I <sub>CCS</sub>	V <sub>CC</sub> Supply Current in On Mode	$DE = 0V$ , $\overline{RE} = V_L$ , No Load	•		38	50	mA
V <sub>CC2</sub>	Regulated V <sub>CC2</sub> Output Voltage, Loaded	$DE = 0V, \overline{RE} = V_L, I_{LOAD} = 150mA$	•	4.75	5.0		V
V <sub>CC2NOLOAD</sub>	Regulated V <sub>CC2</sub> Output Voltage, No Load	$DE = 0V$ , $\overline{RE} = V_L$ , No Load		4.8	5.0	5.35	V
	Efficiency	I <sub>CC2</sub> = 100mA (Note 2)			50		%
I <sub>CC2S</sub>	V <sub>CC2</sub> Short-Circuit Current	$DE = 0V$ , $\overline{RE} = V_L$ , $V_{CC2} = 0V$			200		mA
Driver							
V <sub>OD</sub>	Differential Driver Output Voltage	$ \begin{array}{l} R = \infty \mbox{ (Figure 1)} \\ R = 27\Omega \mbox{ (RS485) (Figure 1)} \\ R = 50\Omega \mbox{ (RS422) (Figure 1)} \\ \end{array} $	•	2.1 2.1		$V_{CC2} \ V_{CC2} \ V_{CC2}$	V V V
$\Delta  V_{OD} $	Difference in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R=27\Omega$ or $R=50\Omega$ (Figure 1)	•			0.2	V
V <sub>OC</sub>	Driver Common Mode Output Voltage	$R = 27\Omega$ or $R = 50\Omega$ (Figure 1)	•			3	V
Δ V <sub>OC</sub>	Difference in Magnitude of Driver Common Mode Output Voltage for Complementary Output States	$R=27\Omega$ or $R=50\Omega$ (Figure 1)	•			0.2	V
I <sub>OZD</sub>	Driver Three-State (High Impedance) Output Current on Y and Z	DE = 0V, (Y or Z) = $-7V$ , +12V DE = 0V, (Y or Z) = $-7V$ , +12V, H-Grade	•			±10 ±50	μA μA
I <sub>OSD</sub>	Maximum Driver Short-Circuit Current	$-7V \le (Y \text{ or } Z) \le 12V \text{ (Figure 2)}$	•	-250		250	mA
Receiver							
R <sub>IN</sub>	Receiver Input Resistance	$\overline{RE}$ = 0V or V <sub>L</sub> , V <sub>IN</sub> = -7V, -3V, 3V, 7V, 12V (Figure 3) $\overline{RE}$ = 0V or V <sub>L</sub> , V <sub>IN</sub> = -7V, -3V, 3V, 7V, 12V (Figure 3), H-Grade	•	96 48	125 125		kΩ kΩ
R <sub>TE</sub>	Receiver Termination Resistance Enabled	TE = $V_L$ , $V_{AB} = 2V$ , $V_B = -7V$ , 0V, 10V (Figure 8)	•	105	120	156	Ω
I <sub>IN</sub>	Receiver Input Current (A, B)	$ON = OV V_{CC2} = OV \text{ or } 5V, V_{IN} = 12V \text{ (Figure 3)} $ $ON = OV V_{CC2} = OV \text{ or } 5V, V_{IN} = 12V \text{ (Figure 3), H-Grade}$	•			125 250	μΑ μΑ
			•	-100 -145			μA μA
V <sub>TH</sub>	Receiver Differential Input Threshold Voltage (A-B)	-7V ≤ B ≤ 12V		-0.2		0.2	V
$\Delta V_{TH}$	Receiver Input Failsafe Hysteresis	B = 0V			25		mV
	Receiver Input Failsafe Threshold	B = 0V		-0.2	-0.05	0	V



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{CC} = 5.0V$ , $V_L = 3.3V$ , GND = GND2 = 0V, $ON = V_L$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS	
Logic	pgic							
V <sub>IL</sub>	Logic Input Low Voltage	$1.62V \le V_L \le 5.5V$	•			0.4	V	
V <sub>IH</sub>	Logic Input High Voltage	D <sub>IN</sub> SLO DI, TE, DE, ON, RE:	•	0.67•V <sub>CC2</sub>			V	
		$V_L \ge 2.35V$ 1.62V \le V_L < 2.35V	•	0.67∙V <sub>L</sub> 0.75•V <sub>L</sub>			V	
I <sub>INL</sub>	Logic Input Current		•		0	±1	μА	
V <sub>HYS</sub>	Logic Input Hysteresis	(Note 2)			150		mV	
V <sub>OH</sub>	Output High Voltage	Output High, $I_{LOAD} = -4mA$ (Sourcing), $5.5V \ge V_L \ge 3V$ Output High, $I_{LOAD} = -1mA$	•	V <sub>L</sub> -0.4 V <sub>L</sub> -0.4			V	
$\overline{V_{0L}}$	Output Low Voltage	(Sourcing), $1.\overline{62}V \le V_L < 3V$ Output Low, $I_{LOAD} = 4mA$ (Sinking), $5.5V \ge V_L \ge 3V$ Output High, $I_{LOAD} = 1mA$ (Sinking), $1.62V \le V_L < 3V$	•			0.4	V	
I <sub>OZR</sub>	Three-State (High Impedance) Output Current on RO	$\overline{RE} = V_L, 0V \le RO \le V_L$	•			±1	μА	
I <sub>OSR</sub>	Short-Circuit Current	$0V \le (RO \text{ or } D_{OUT}) \le V_L$	•			±85	mA	
ESD (HBM)	) (Note 2)							
	RS485 Driver and Receiver Protection	(Y, Z, A, B) to (GND, GND2)			±15		kV	
	Isolation Boundary	(V <sub>CC2</sub> , GND2) to (V <sub>CC</sub> , V <sub>L</sub> , GND)			±25		kV	

**SWITCHING CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{CC} = 5.0V$ ,  $V_L = 3.3V$ , GND = GND2 = 0V,  $ON = V_L$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Driver SLO	= V <sub>CC2</sub>						<u>'</u>
f <sub>MAX</sub>	Maximum Data Rate	(Note 3)		20			Mbps
t <sub>PLHD</sub>	Driver Input to Output	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ (Figure 4)	•		60	85	ns
$\Delta t_{PD}$	Driver Input to Output Difference  t <sub>PLHD</sub> - t <sub>PHLD</sub>	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ (Figure 4)	•		1	8	ns
t <sub>SKEWD</sub>	Driver Output Y to Output Z	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ (Figure 4)	•		1	±8	ns
t <sub>RD</sub>	Driver Rise or Fall Time	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ (Figure 4)	•		4	12.5	ns
$t_{ZLD}, t_{ZHD}, t_{LZD}, t_{HZD}$	Driver Output Enable or Disable Time	$R_L = 500\Omega$ , $C_L = 50pF$ (Figure 5)	•			170	ns
Driver SLO	= GND2						·
f <sub>MAX</sub>	Maximum Data Rate	(Note 3)		250			kbps
t <sub>PLHD</sub>	Driver Input to Output	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ (Figure 4)			1	1.55	μs
$\Delta t_{PD}$	Driver Input to Output Difference  t <sub>PLHD</sub> - t <sub>PHLD</sub>	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ (Figure 4)			50	500	ns
t <sub>SKEWD</sub>	Driver Output Y to Output Z	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ (Figure 4)			±200	±750	ns
t <sub>RD</sub>	Driver Rise or Fall Time	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ (Figure 4)	•		0.9	1.5	μs
$t_{ZLD}, t_{ZHD}, t_{LZD}, t_{HZD}$	Driver Output Enable or Disable Time	$R_L = 500\Omega$ , $C_L = 50pF$ (Figure 5)	•			400	ns
Receiver							
t <sub>PLHR</sub> t <sub>PHLR</sub>	Receiver Input to Output	$C_L = 15pF, V_{CM} = 2.5V,  V_{AB}  = 1.4V,$ $t_R$ and $t_F < 4ns$ , (Figure 6)	•		100	140	ns
t <sub>SKEWR</sub>	Differential Receiver Skew   tplhr - tphlr	C <sub>L</sub> = 15pF (Figure 6)	•		1	8	ns
t <sub>RR</sub>	Receiver Output Rise or Fall Time	C <sub>L</sub> = 15pF (Figure 6)	•		3	12.5	ns
$t_{ZLR}, t_{ZHR}, t_{LZR}, t_{HZR}$	Receiver Output Enable Time	$R_L = 1k\Omega$ , $C_L = 15pF$ (Figure 7)	•			50	ns
t <sub>RTEN</sub> , t <sub>RTZ</sub>	Termination Enable or Disable Time	$\overline{RE}$ = 0V, DE = 0V, V <sub>AB</sub> = 2V, V <sub>B</sub> = 0V (Figure 8)	•			100	μs
Generic Log	jic Input						
t <sub>PLHL1</sub>	D <sub>IN</sub> to D <sub>OUT</sub> Input to Output	$C_L = 15pF$ , $t_R$ and $t_F < 4ns$	•		60	100	ns
Power Supp	ly Generator						
	V <sub>CC2</sub> – GND2 Supply Start-Up Time (0V to 4.5V)	ON V <sub>L</sub> , No Load	•		200	500	μs



# **ISOLATION CHARACTERISTICS** $T_A = 25$ °C

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{ISO}$	Rated Dielectric Insulation Voltage	1 Minute (Derived from 1 Second Test)	6500			V <sub>RMS</sub>
		1 Second (Notes 5, 6, 7)	7800			V <sub>RMS</sub>
	Common Mode Transient Immunity	$V_{CC}$ = 5V, $V_L$ = 0N = 3.3V, $\Delta V_{CM}$ = 1kV, $\Delta T$ = 20ns (Note 2)	50			kV/μs
V <sub>IORM</sub>	Maximum Working Insulation Voltage	(Note 2)	1000 690			V <sub>PEAK</sub> , V <sub>DC</sub> V <sub>RMS</sub>
	Partial Discharge	V <sub>PR</sub> = 1300V <sub>RMS</sub> (Notes 2, 5)			5	pC
CTI	Comparative Tracking Index	IEC 60112 (Note 2)	600			V <sub>RMS</sub>
	Depth of Erosion	IEC 60112 (Note 2)		0.017		mm
DTI	Distance Through Insulation	(Note 2)		0.2		mm
	Input to Output Resistance	(Notes 2, 5)	1	5		TΩ
	Input to Output Capacitance	(Notes 2, 5)		6		pF
	Creepage Distance	(Notes 2, 5)		14.6		mm

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Guaranteed by design and not subject to production test.

**Note 3:** Maximum Data rate is guaranteed by other measured parameters and is not tested directly.

Note 4: This  $\mu$ Module transceiver includes over temperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when over temperature protection is active. Continuous operation above specified maximum operating junction temperature may result in device degradation or failure.


**Note 5:** Device considered a 2-terminal device. Pin group A1 through C7 shorted together and pin group R1 through T7 shorted together.


**Note 6:** The rated dielectric insulation voltage should not be interpreted as a continuous voltage rating.


**Note 7:** In accordance with UL1577, each device is proof tested for the 1 minute RMS rating by applying the equivalent RMS voltage multiplied by an acceleration factor of 1.2 for one second.


# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , $V_{CC} = 5.0V$ , $V_L = 3.3V$ unless


otherwise noted.























# TYPICAL PERFORMANCE CHARACTERISTICS

100 125


2885 G10


 $T_A = 25$ °C,  $V_{CC} = 5.0$ V,  $V_L = 3.3$ V unless


otherwise noted.

0

\_50 \_25 0 25 50 75












TEMPERATURE (°C)







## PIN FUNCTIONS

#### **LOGIC SIDE**

**TE (Pin A1):** Terminator Enable. A logic high enables a termination resistor (typically  $120\Omega$ ) between pins A and B. Do not float.

**DI** (**Pin A2**): Driver Input. If the driver outputs are enabled (DE high), then a low on DI forces the driver noninverting output (Y) low and the inverting output (Z) high. A high on DI, with the driver outputs enabled, forces the driver noninverting output (Y) high and inverting output (Z) low. Do not float.

**DE (Pin A3):** Driver Enable. A logic low disables the driver leaving the outputs Y and Z in a high impedance state. A logic high enables the driver. Do not float.

**RE** (**Pin A4**): Receiver Enable. A logic low enables the receiver output. A logic high disables RO to a high impedance state. Do not float.

**RO** (Pin A5): Receiver Output. If the receiver output is enabled ( $\overline{RE}$  low) and if A – B is > 200mV, RO is a logic high, if A – B is < 200mV RO is a logic low. If the receiver inputs are open, shorted, or terminated without a valid signal for more than approximately  $3\mu s$ , RO is a logic high. Under the condition of an isolation communication failure RO is in a high impedance state.

 $V_L$  (Pin A6): Logic Supply. Interface supply voltage for pins RO,  $\overline{\text{RE}}$ , TE, DI, DE, D<sub>OUT</sub>, and ON. Recommended operating voltage is 1.62V to 5.5V. Internally bypassed to GND with 2.2μF.

**ON (Pin A7):** Enable. Enables power and data communication through the isolation barrier. If ON is high the part is enabled and power and communications are functional to the isolated side. If ON is low the logic side is held in reset and the isolated side is unpowered. Do not float.

 $D_{OUT}$  (Pin B1): General Purpose Logic Output. Logic output connected through isolation path to  $D_{IN}$ . Under the condition of an isolation communication failure  $D_{OUT}$  is in a high impedance state.

GND (Pins B2-B5): Circuit Ground.

**V<sub>CC</sub> (Pins B6-B7):** Supply Voltage. Recommended operating voltage is 4.5V to 5.5V. Internally bypassed to GND with 2.2µF.

**NC (Pins C1-C7):** No Connect. Pins with no internal connection.

#### **ISOLATED SIDE**

**NC (Pins R1-R7):** No Connect. Pins with no internal connection.

 $D_{IN}$  (Pin S1): General Purpose Isolated Logic Input. Logic input on the isolated side relative to  $V_{CC2}$  and GND2. A logic high on  $D_{IN}$  will generate a logic high on  $D_{OUT}$ . A logic low on  $D_{IN}$  will generate a logic low on  $D_{OUT}$ . Do not float.

**GND2 (Pins S2-S7):** Isolated Side Circuit Ground. The pads should be connected to the isolated ground and/or cable shield.

**SLO** (Pin T1): Driver Slew Rate Control. A low input, relative to GND2, will force the driver into a reduced slew rate mode for reduced EMI. A high input, relative to GND2, puts the driver into full speed mode to support maximum data rates. Do not float.

**Y (Pin T2):** Noninverting Driver Output. High impedance when the driver is disabled.

**Z (Pin T3):** Inverting Driver Output. High impedance when the driver is disabled.


**B** (Pin T4): Inverting Receiver Input. Impedance is  $> 96k\Omega$  in all modes, powered and unpowered.

**A (Pin T5):** Noninverting Receiver Input. Impedance is  $> 96k\Omega$  in all modes, powered and unpowered.

 $V_{CC2}$  (Pins T6-T7): Isolated Supply Voltage. Internally generated from  $V_{CC}$  by an isolated DC/DC converter and regulated to 5V. Internally bypassed to GND2 with 2.2 $\mu$ F.



# **BLOCK DIAGRAM**



# **TEST CIRCUITS**




Figure 1. Driver DC Characteristics




Figure 2. Driver Output Short-Circuit Current





Figure 3. Receiver Input Current and Input Resistance

# **TEST CIRCUITS**







Figure 4. Driver Timing Measurement







Figure 5. Driver Enable and Disable Timing Measurements







Figure 6. Receiver Propagation Delay Measurements

# **TEST CIRCUITS**







Figure 7. Receiver Enable/Disable Time Measurements






Figure 8. Termination Resistance and Timing Measurements

# **FUNCTIONAL TABLE**

	LOGIC	INPUTS						DC/DC	
ON	RE	TE	DE	MODE	A, B	Y, Z	R0	CONVERTER	TERMINATOR
1	0	0	0	Receive	D	Hi-Z			Off
1	0	0	1	Transceive	R <sub>IN</sub>	Driven	Enabled		
1	0	1	0	Receive + Term On	D	Hi-Z	Ellableu		On
1	0	1	1	Transceive + Term On	R <sub>TE</sub>	Driven		On	UII
1	1	0	0	Power On	D	Hi-Z		OII	Off
1	1	0	1	Transmit	R <sub>IN</sub>	Driven			UII
1	1	1	0	Term On	D	Hi-Z	Hi-Z		0.5
1	1	1	1	Transmit + Term On	R <sub>TE</sub>	Driven			On
0	Χ	Χ	Χ	Off	R <sub>IN</sub>	Hi-Z		Off	Off

#### Overview

The LTM2885 µModule transceiver provides a galvanically-isolated robust RS485/RS422 interface, powered by an integrated, regulated DC/DC converter, complete with decoupling capacitors. A switchable termination resistor is integrated at the receiver input to provide proper termination to the RS485 bus. The LTM2885 is ideal for use in networks where grounds can take on different voltages. Isolation in the LTM2885 blocks high voltage differences and eliminates ground loops and is extremely tolerant of common mode transients between ground potentials. Error free operation is maintained through common mode events greater than 50kV/µs providing excellent noise isolation.

## µModule Technology

The LTM2885 utilizes isolator  $\mu$ Module technology to translate signals and power across an isolation barrier. Signals on either side of the barrier are encoded into pulses and translated across the isolation boundary using coreless transformers formed in the  $\mu$ Module substrate. This system, complete with data refresh, error checking, safe shutdown on fail, and extremely high common mode immunity, provides a robust solution for bidirectional signal isolation. The  $\mu$ Module technology provides the means to combine the isolated signaling with our RS485 transceiver and powerful isolated DC/DC converter in one small package.

#### DC/DC Converter

The LTM2885 contains a fully integrated isolated DC/DC converter, including the transformer, so that no external components are necessary. The logic side contains a full-bridge driver, running about 2MHz, and is AC-coupled to a single transformer primary. A series DC blocking capacitor prevents transformer saturation due to driver duty cycle imbalance. The transformer scales the primary voltage, which is then rectified by a voltage doubler. This topology eliminates transformer saturation caused by secondary imbalances.

The DC/DC converter is connected to a low dropout regulator (LDO) to provide a regulated low noise 5V output.

The internal power solution is sufficient to support the transceiver interface at its maximum specified load and

data rate. The logic supplies,  $V_{CC}$  and  $V_L$  have a 2.2 $\mu$ F decoupling capacitance to GND and the isolated supply  $V_{CC2}$  has a 2.2 $\mu$ F decoupling capacitance to GND2 within the  $\mu$ Module package.

#### V<sub>CC2</sub> Output

The on-board DC/DC converter provides isolated 5V power to output  $V_{CC2}$ .  $V_{CC2}$  is capable of suppling up to 1W of power at 5V. This surplus current is available to external applications. The amount of surplus current is dependent upon the implementation and current delivered to the RS485 driver and line load. An example of available surplus current is shown in the Typical Performance Characteristics graph,  $V_{CC2}$  Surplus Current vs Temperature. Figure 21 demonstrates a method of using the  $V_{CC2}$  output directly and with a switched power path that is controlled with the isolated RS485 data channel.

#### **Driver**

The driver provides full RS485 and RS422 compatibility. When enabled, if DI is high, Y–Z is positive. When the driver is disabled, both outputs are high impedance with less than  $10\mu\text{A}$  of leakage current over the entire common mode range of -7V to 12V, with respect to GND2.

## **Driver Overvoltage and Overcurrent Protection**

The driver outputs are protected from short circuits to any voltage within the absolute maximum range of ( $V_{CC2}$  –15V) to (GND2 +15V) levels. The maximum  $V_{CC2}$  current in this condition is 250mA. If the pin voltage exceeds about ±10V, current limit folds back to about half of the peak value to reduce overall power dissipation and avoid damaging the part.

The device also features thermal shutdown protection that disables the driver and receiver output in case of excessive power dissipation (see Note 4 in the Electrical Characteristics section).

#### **SLO** Mode

The LTM2885 features a logic-selectable reduced slew rate mode (SLO mode) that softens the driver output edges to reduce EMI emissions from equipment and data cables. The reduced slew rate mode is entered by

2885






Figure 9a. Frequency Spectrum SLO Mode 125kHz Input

taking the  $\overline{SLO}$  pin low to GND2, where the data rate is limited to about 250kbps. Slew limiting also mitigates the adverse effects of imperfect transmission line termination caused by stubs or mismatched cables.

Figures 9a and 9b show the frequency spectrums of the LTM2885 driver outputs in normal and SLO mode operating at 250kbps. SLO mode significantly reduces the high frequency harmonics.

#### Receiver and Failsafe

With the receiver enabled, when the absolute value of the differential voltage between the A and B pins is greater than 200mV, the state of RO will reflect the polarity of (A-B). During data communication the receiver detects the state of the input with symmetric thresholds around OV. The symmetric thresholds preserve duty cycle for attenuated signals with slow transition rates on high capacitive busses, or long cable lengths. The receiver incorporates a failsafe feature that guarantees the receiver output to be a logic-high during an idle bus, when the inputs are shorted, left open or terminated, but not driven for more than approximately 3µs. The fails afe feature eliminates the need for system level integration of network pre-biasing by guaranteeing a logic-high on RO under the conditions of an idle bus. Further network biasing constructed to condition transient noise during an idle state is unnecessary due to the common mode transient rejection of the LTM2885. The failsafe detector monitors A and B in parallel with the receiver and detects the state of the bus when A-B is above




Figure 9b. Normal Mode Frequency Spectrum 125kHz Input

the input failsafe threshold for longer than about  $3\mu$ s with a hysteresis of 25mV. This failsafe feature is guaranteed to work for inputs spanning the entire common mode range of -7V to 12V.

The receiver output is internally driven high (to  $V_L$ ) or low (to GND) with no external pull-up needed. When the receiver is disabled the RO pin becomes Hi-Z with leakage of less than  $\pm 1\mu A$  for voltages within the supply range.

#### **Receiver Input Resistance**

The receiver input resistance from A or B to GND2 is greater than 96k permitting up to a total of 256 receivers per system without exceeding the RS485 receiver loading specification. High temperature H-grade operation reduces the input resistance to 48k permitting 128 receivers on the bus. The input resistance of the receiver is unaffected by enabling/disabling the receiver or by powering/unpowering the part. The equivalent input resistance looking into A and B is shown in Figure 10.




Figure 10. Equivalent Input Resistance into A and B



#### **Switchable Termination**

Proper cable termination is very important for signal fidelity. If the cable is not terminated with its characteristic impedance, reflections will distort the signal waveforms.

The integrated switchable termination resistor provides logic control of the line termination for optimal performance when configuring transceiver networks.

When the TE pin is high, the termination resistor is enabled and the differential resistance from A to B is  $120\Omega$ . Figure 11 shows the I/V characteristics between pins A and B with the termination resistor enabled and disabled. The resistance is maintained over the entire RS485 common mode range of -7V to 12V as shown in Figure 12. The integrated termination resistor has a high frequency response which does not limit performance at the maximum specified data rate. Figure 13 shows the magnitude




Figure 11. Curve Trace Between A and B with Termination Enabled and Disabled




Figure 12. Termination Resistance vs Common Mode Voltage

and phase of the termination impedance versus frequency. The termination resistor cannot be enabled by TE if the device is unpowered, ON is low or the LTM2885 is in thermal shutdown.

#### **Supply Current**

The static supply current is dominated by power delivered to the termination resistance. Power supply current increases with data rate due to capacitive loading. Figure 14 shows supply current versus data rate for three different loads for the circuit configuration of Figure 4. Supply current increases with additional external applications drawing current from  $V_{\text{CC2}}$ .




Figure 13. Termination Magnitude and Phase vs Frequency




Figure 14. Supply Current vs Data Rate

LINEAR TECHNOLOGY

#### **PROFIBUS Applications**

The LTM2885 can be used in PROFIBUS-DP networks where isolation is required. The standard PROFIBUS termination differs from RS485 termination and is shown in Figure 15. If used in this way, the internal termination should remain disabled (TE low). The  $390\Omega$  resistors in Figure 15 pre-bias the bus so that when the line is not driven, the receiver's output is high.

 $V_{CC2}$ , provides an isolated source for the external termination resistor as shown in the Figure 15. When using the LTM2885 in PROFIBUS applications, it is recommended that no additional loads are connected to  $V_{CC2}$  in order to maintain the specified driver output swing.




Figure 15. PROFIBUS-DP Connections with Termination

#### **PCB** Layout

The high integration of the LTM2885 makes PCB layout very simple. However, to optimize its electrical isolation characteristics, EMI, and thermal performance, some layout considerations are necessary.

 Under heavily loaded conditions V<sub>CC</sub> and GND current can exceed 300mA. Sufficient copper must be used on the PCB to insure resistive losses do not cause the supply voltage to drop below the minimum allowed level. Similarly, the V<sub>CC2</sub> and GND2 conductors must be sized to support any external load current. These heavy copper traces will also help to reduce thermal stress and improve the thermal conductivity.

- Input and output decoupling is not required, since these components are integrated within the package. An additional bulk capacitor with a value of 6.8µF to 22µF is recommended. The high ESR of this capacitor reduces board resonances and minimizes voltage spikes caused by hot plugging of the supply voltage. For EMI sensitive applications, an additional low ESL ceramic capacitor of 1µF to 4.7µF, placed as close to the power and ground terminals as possible, is recommended. Alternatively, a number of smaller value parallel capacitors may be used to reduce ESL and achieve the same net capacitance.
- Do not place copper on the PCB between the inner columns of pads. This area must remain open to withstand the rated isolation voltage.
- The use of solid ground planes for GND and GND2 is recommended for non-EMI critical applications to optimize signal fidelity, thermal performance, and to minimize RF emissions due to uncoupled PCB trace conduction. The drawback of using ground planes, where EMI is of concern, is the creation of a dipole antenna structure which can radiate differential voltages formed between GND and GND2. If ground planes are used it is recommended to minimize their area, and use contiguous planes as any openings or splits can exacerbate RF emissions.
- For large ground planes a small capacitance (≤330pF) from GND to GND2, either discrete or embedded within the substrate, provides a low impedance current return path for the module parasitic capacitance, minimizing any high frequency differential voltages and substantially reducing radiated emissions. Discrete capacitance will not be as effective due to parasitic ESL. In addition, voltage rating, leakage, and clearance must be considered for component selection. Embedding the capacitance within the PCB substrate provides a near ideal capacitor and eliminates component selection issues; however, the PCB must be 4 layers. Care must be exercised in applying either technique to insure the voltage rating of the barrier is not compromised.



The PCB layout in Figures 16a and 16b shows the demo board for the LTM2885. The demo board includes provisions for adding two series discrete capacitors across the

isolation boundary (C3 and C4). Safety rated Class X1 or Y1 capacitors are recommended, Vishay's VY1 or WKP series are appropriate.





Figure 16a. LTM2885 Demo Board Layout

#### **Top Layer**



#### **Bottom Layer**




Figure 16b. LTM2885 Demo Board Layout (DC1794A)



EMI performance is shown in Figure 17, measured using a Gigahertz Transverse Electromagnetic (GTEM) cell and method detailed in IEC 61000-4-20, "Testing and Measurement Techniques—Emission and Immunity Testing in Transverse Electromagnetic Waveguides".




Figure 17. LTM2885 Demo Circuit 1794A Emissions

## **Cable Length versus Data Rate**

For a given data rate, the maximum transmission distance is bounded by the cable properties. A typical curve of cable length versus data rate compliant with the RS485 standard is shown in Figure 18. Three regions of this curve reflect different performance limiting factors in data transmission. In the flat region of the curve, maximum distance is determined by resistive loss in the cable. The downward sloping region represents limits in distance and rate due to the AC losses in the cable. The solid vertical line represents the specified maximum data rate in the RS485 standard. The dashed line at 250kbps shows the maximum data rate when  $\overline{\text{SLO}}$  is low. The dashed line at 20Mbps shows the maximum data rate when  $\overline{\text{SLO}}$  is high.




Figure 18. Cable Length vs Data Rate

#### RF, Magnetic Field Immunity

The LTM2885 has been independently evaluated and has successfully passed the RF and magnetic field immunity testing requirements per European Standard EN 55024, in accordance with the following test standards:

EN 61000-4-3 Radiated, Radio-Frequency, Electromagnetic Field Immunity

EN 61000-4-8 Power Frequency Magnetic Field Immunity

EN 61000-4-9 Pulsed Magnetic Field Immunity

Tests were performed using an unshielded test card designed per the data sheet PCB layout recommendations. Specific limits per test are detailed in Table 1.

Table 1

TEST	FREQUENCY	FIELD STRENGTH
EN 61000-4-3, Annex D	80MHz to 1GHz	10V/m
	1.4MHz to 2GHz	3V/m
	2GHz to 2.7GHz	1V/m
EN61000-4-8, Level 4	50Hz and 60Hz	30A/m
EN61000-4-8, Level 5	60Hz	100A/m*
EN61000-4-9, Level 5	Pulse	1000A/m

<sup>\*</sup>Non IEC Method



# TYPICAL APPLICATIONS




Figure 19. Isolated System Fault Detection




Figure 20. Full-Duplex RS485 Connection




Figure 21. Switched 5V Power with Isolated CMOS Logic Connection with Low Voltage Interface





Figure 22. 4-Wire Full-Duplex Self Biasing for Unshielded CAT5 Connection


TECHNOLOGY TECHNOLOGY


# PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTM2885#packaging for the most recent package drawings.

#### BGA Package 42-Lead (22mm × 9mm × 5.16mm) (Reference LTC DWG# 05-08-1960 Rev A)







SUGGESTED PCB LAYOUT TOP VIEW

	DIMENSIONS				
SYMBOL	MIN	NOM	MAX	NOTES	
Α	4.91	5.16	5.41		
A1	0.50	0.60	0.70		
A2	4.41	4.56	4.71		
b	0.60	0.75	0.90		
b1	0.60	0.63	0.66		
D		22.0			
Е		9.0			
е		1.27			
F		20.32			
G		7.62			
H1	0.46	0.56	0.66		
H2	3.95	4.00	4.05		
aaa			0.15		
bbb		0.10			
CCC		0.15			
ddd			0.15		
eee		0.08			
	TOTAL NU	JMBER OF	BALLS: 42		

NOTEC:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. ALL DIMENSIONS ARE IN MILLIMETERS

BALL DESIGNATION PER JESD MS-028 AND JEP95

DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL,
BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR
MARKED FEATURE

- 5. PRIMARY DATUM -Z- IS SEATING PLANE
- 6. SOLDER BALL COMPOSITION IS 96.5% Sn/3.0% Ag/0.5% Cu


PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY





# TYPICAL APPLICATION

Multi-Node Network with End Termination and Single Ground Connection on Isolation Bus



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTM2881	Isolated RS485/RS422 µModule Transceiver with Power	20Mbps, ±15kV ESD, 2500V <sub>RMS</sub> Isolation with Power
LTM2882	Dual Isolated RS232 µModule Transceiver with Power	1Mbps, ±10kV ESD, 2500V <sub>RMS</sub> Isolation with Power
LTM2883	SPI/Digital or I <sup>2</sup> C μModule Isolator with Power	2500V <sub>RMS</sub> Isolation with Adjustable ±12.5V and 5V Power in BGA Package
LTM2884	Isolated USB Transceiver with Power	2500V <sub>RMS</sub> , Auto Speed Selection, 1W to 2.5W Isolated Power
LTM2886	SPI or I $^2\text{C}\ \mu\text{Module}$ Isolator with Adjustable 5V and ±5V Regulated Power	2500V <sub>RMS</sub> Isolation in Surface Mount BGA
LTM2889	Complete 4Mbps CAN FD µModule Isolator + Power	2500V <sub>RMS</sub> Isolation in Surface Mount BGA
LTM2892	SPI/Digital or I <sup>2</sup> C Isolated μModule	3500V <sub>RMS</sub> Isolation without Power in 9mm × 6.25mm BGA Package
LTM2893	Complete 100MHz SPI ADC µModule Isolator	6000 <sub>VRMS</sub> Isolation in Surface Mount BGA
LTM2894	Complete Isolated USB µModule Transceiver	7500V <sub>RMS</sub> Isolation in Surface Mount BGA
LTC®1535	Isolated RS485 Transceiver	2500V <sub>RMS</sub> Isolation in Surface Mount Package
LT®1785	±60V Fault-Protected Transceiver	Half Duplex
LT1791	±60V Fault-Protected Transceiver	Full Duplex
LTC2861	20Mbps RS485 Transceiver with Integrated Switchable Termination	Full Duplex, 15kV ESD
LTC2862-5	20Mbps RS485 Transceiver, ±60V Fault Protected	±25V Common Mode Range, 15kV ESD

LT 1016 • PRINTED IN USA

LINEAR TECHNOLOGY
© LINEAR TECHNOLOGY CORPORATION 2016

2885f