MODEL NAME:	PAGE:	DOC. NO.:	VERSION:	
LTM022A120	1 OF 24	TA-LTM022A-1200	A.0	

# 2.2" 262K TFT LCD PANEL PRELIMINARY SPECIFICATION

MODEL NAME: LTM022A120

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:	
LTM022A120	2 OF 24	TA-LTM022A-1200	A.0	

#### **Record of Revision**

Ver.	Revise Date	Page	Content	Modified By
A.0	2003/09/08	-	Preliminary specification was first issued.	Sammi Chen

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:	
LTM022A120	3 OF 24	TA-LTM022A-1200	A.0	

# **Table of Contents**

1	GENERAL DESCRIPTION	4
2	ELECTRICAL CHARACTERISTICS	5
3	OPTICAL CHARACTERISTICS	6
4	DC CHARACTERISTICS	9
5	BLOCK DIAGRAM	11
6	INTERFACE PIN CONNECTION	13
7	OUTLINE DRAWING	21
8	PACKING	22
9	RELIABILITY	22
10	PRECAUTIONS	23

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:	
LTM022A120	4 OF 24	TA-LTM022A-1200	A.0	

#### **1. GENERAL DESCRIPTION**

#### 1.1 Description

LTM022A120 is a transmissive type color active matrix TFT (Thin Film Transistor) liquid crystal display (LCD) that used amorphous silicon TFT as a switching device. This model is composed of a TFT-LCD panel and a driver circuit. The resolution of 2.2" contains 176 x 220 pixels and can display up to 262K colors.

#### 1.2 Features

LCD Type	:	Transmissive color active matrix LCD panel
		TN (Twisted Nematic) mode
Drive IC	:	Gate IC: Himax 8609A; Source IC: Himax 8301A
Built-in Drive Power		Low power consumption
MPU Interface	:	80-systems 18-bit/9-bit bus
		Serial data transfer bus
Internal RAM Capacity	:	95,040 bytes max.
Color Mode	:	262,144 colors
Outline Dimensions	:	39.8500 (W) ×53.9.000 (H) ×1.4 (D) mm
Effective Viewing Area	:	34.848 (W) ×43.560 (H) mm
Dot Size	:	0.045 (W) ×0.173 (H) mm
Dot Pitch	:	0.066 (W) ×0.198 (H) mm
Pixel Pitch	:	0.198 (W) ×0.198 (H) mm
Viewing Direction	:	12 O' Clock
Weight	:	TBD
Applications	:	Display terminals for cellular phone

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:	
LTM022A120	5 OF 24	TA-LTM022A-1200	A.0	

#### 2. ELECTRICAL CHARACTERISTICS

#### 2.1. Absolute Maximum Ratings

(Ta = 25 +/- 2°C, Vss = GND = 0 )

Item	Symbol	Value	unit	Note
Power Supply Voltage (1)	Vcc	T.B.D.	V	-
Power Supply Voltage (1)	DDVDH	T.B.D.	V	
Input Voltage	Vi	T.B.D.	V	

Note: (1) If the LSI is used above these absolute maximum ratings, it may become permanently damaged. Using the LSI within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.

- (2) Vcc  $\geq$  GND must be maintained.
- (3) DDVDH  $\geq$  GND must be maintained.

#### 2.2. Absolute Environment Ratings

Item	Symbol	Min.	Max.	unit	Note
Storage temperature	Tstg	(-30)	(70)	Ĵ	(1)
Operating temperature (Ambient temperature)	Topr	(-20)	(60)	°C	(1),(2)

Note: (1) 95 % RH Max. ( $40^{\circ}C \ge Ta$ )

(2) In Case of below 0°C, the response time of liquid crystal (LC) becomes slower and the color of panel becomes darker than normal one.

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:	
LTM022A120	6 OF 24	TA-LTM022A-1200	A.0	

#### 3. OPTICAL CHARACTERISTICS

The following items are measured under stable conditions. The optical characteristics should

be measured in a dark room or equivalent state with the methods shown in Note (1).

Measuring equipment: BM-5A, BM-7

 $(Ta = 25 + - 2^{\circ}C, Vcc = Vci = 2.8V)$ 

Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contras (Center	t Ratio Point)	C/R			(150)		-	(1)(2) BM-5A
Transmi	ttance	Т	Note $(1)$		(7.0)	-	%	(1)(3) BM-5A
Response Time	Rising: Tr Falling: Tf	Tr + Tf	Note (1) Ģ= 0		(45)		msec	(1)(4) BM-7
	White	Wx	Ψ= 0 Normal	-	(0.32)	-		
	VVInte	Wy	Viewing	-	(0.34)	-		
Color Red	Red	Rx	Angle	-	(0.56)	-	-	
Chromaticity	i tou	Ry	B/L On	-	(0.34)	-	_	(1)(5) BM-5A
(CIE 1931)	Green	Gx		-	(0.32)	-	-	(1)(0) 2 0, (
		Gy		-	(0.54)	-	-	
	Blue	Bx		-	(0.14)	-	-	
	Bidd	Ву		-	(0.17)	-	-	
	Hor	ΘL		-	(40)	-		
Viewing	1101.	ΘR	C/R≧10	-	(40)	-	Dearee	(1)(6) BM-5A
Angle	Ver	ФН	B/L On	-	(40)	-	209.00	
	VOI.	ΦL		-	(15)	-		

Note: (1) Test Equipment Setup

After stabilizing and leaving the panel alone at a given temperature for 30 min, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. 30 min after lighting the lighting the back-light. This

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:	
LTM022A120	7 OF 24	TA-LTM022A-1200	A.0	

should be measured in the center of screen with a viewing cone of 1° by photodetector.



(2) Definition of Contrast Ratio (C/R): Ratio of gray max (Gmax) & gray min (Gmin) at the center point:

\* Gmax: Luminance with all pixels white

Gmin: Luminance with all pixels black

(3) Definite of Luminance of White: Luminance of white at the center point(4) Definition of Response time: Sum of Tr, Tf



MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	8 OF 24	TA-LTM022A-1200	A.0

(5) Definition of Color Chromaticity (CIE 1931)

Color coordinate of white & red, green, blue at center point.

(6) Definition of Viewing Angle: Viewing angle range ( CR  $\geq$  10)



MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	9 OF 24	TA-LTM022A-1200	A.0

#### 4. DC CHARACTERISTICS

(Ta = -40~85°C, Vcc=1.8~3.7V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Input High Voltage (1) (OSC1 Pin)	V <sub>IH</sub>	Vcc=1.8~3.7V		T.B.D.		V	
Input Low Voltage (1) (OSC1 Pin)	V <sub>IL</sub> (1)	Vcc=1.8~3.7V		T.B.D.		V	
Input Low Voltage (1)	V., (2)	Vcc=1.8~2.4V		T.B.D.		V	
(Except OSC1 Pin)	VIL (Z)	Vcc=2.4~3.7V		T.B.D.		V	
Output High Voltage (DB15~0 Pin)	V <sub>OH</sub>	I <sub>OH</sub> = -0.1 mA		T.B.D.		V	
Output Low Voltage	Vol	Vcc=1.8~2.4V I <sub>OL</sub> = 0.1 mA		T.B.D.		V	
(DB15~0 Pin)	VOL	Vcc=2.4~3.7V I <sub>OL</sub> = 0.1 mA		T.B.D.		V	
I/O Leakage Current	I <sub>Li</sub>	Vin = 0~Vcc		T.B.D.		μA	
Current Consumption During Normal Operation (Vcc - GND)	I <sub>OP</sub>	f <sub>OSC</sub> = 250KHz (240 line), Vcc=3.0V, Ta=25°C GRAM data=0000h		T.B.D.		μA	
Current Consumption	lot	Vcc=3V, Ta≦50°C		T.B.D.		μA	
(Vcc - GND)	151	Vcc=3V, Ta>50°C		T.B.D.		μA	

MODEL NAME:	PAGE:	DOC. NO	D.:		VERS	ION:		
LTM022A120	10 OF 24	10 OF 24 TA-LTM022			-1200 A.0			
Item	Symbo	l Condit	ion	Min.	Тур.	Max.	Unit	Note
LCD Power Current (DDVDH-GND)	I <sub>LCD</sub>	Vcc=3V, VE DDVDH= f <sub>OSC</sub> = 25 (240 line),T GRAM data REV=0, SA VRN4-0=VF PKP52-00 PRP12-00	Vcc=3V, VDH=5.0V DDVDH=5.5V, f <sub>OSC</sub> = 250KHz (240 line),Ta=25°C, GRAM data=0000h, REV=0, SAP=001, VRN4-0=VRP4-0=0, PKP52-00=000, PRP12-00=000				μΑ	
LCD Driving Voltage	$V_{LCD}$				T.B.D.		V	
Output Voltage Deviation							mV	
Variation of Average Output Voltage							mV	

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	11 OF 24	TA-LTM022A-1200	A.0

#### 5. BLOCK DIAGRAM



MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	12 OF 24	TA-LTM022A-1200	A.0



MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	13 OF 24	TA-LTM022A-1200	A.0

### 6. INTERFACE PIN CONNECTION

#### 6.1.Pin Description

Pin No.	Symbol	I/O	Connected to	Description
1~2	NC			Dummy
3	DCCLK	Ι	DCCLK Pin of Source Driver	A clock for the step-up circuits supply from source driver.
4	GCL	Ι	GCL Pin of Source Driver	Operates as a clock in the serial transfer for register settings. Latches data on the rising edge of GCL signal.
5	/GCS	I	/GCS Pin of Source Driver	Operates as a chip-select signal in the serial transfer for register settings, Low: selected (serial transfer enabled), high: no selected (serial transfer disabled)
6	GDA	I	GDA Pin of Source Driver	Operates as the serial data in the serial transfer for register settings
				Input signal supplied from source driver for controlling Vcom and Vcom2 output. The following levels are output according to the status of EQ:
7 EQ				(1) EQ = LOW
			EQ Pin of Source Driver	.Vcom = VcomH / VcomL
	EQ	I		.Vcom2 = VcomH2 / VcomL2
				(2) EQ=HIGH
				.Vcom = Hi-Z
				.Vcom2 = Hi-Z
				Connect to GND pin when EQ is not used.
				Alternating input signal supplied from source driver for controlling Vcom and Vcom2 alternation. The following levels are output according to the status of M:
				(1) M = LOW
8	М	Ι	M Pin of	.Vcom = VcomL
			Source Driver	.Vcom2 = VcomL2
				(2) M = HIGH
				.Vcom = VcomH
				.Vcom2 = VcomH2
9	FLM	Ι	FLM Pin of Source Driver	Performs frame synchronization with the source driver. This signal is supplied from source driver.
10	CL1	Ι	CL1 Pin of Source Driver	Clock input pin and supplied from source driver. Gate line output changes at the falling edge of the signal.

MODEL NAME:		PAGE:		DOC. NO.:		VERSION:			
	LTM022A1	20		14 OF 24		TA-LTM022	A-1200	A.0	
11	DISPTMG	I	DISPTI of Sc Dri <sup>v</sup>	MG Pin burce ver	Control signal for G1~G240 scan-line output. This signal operates asynchronously with the FLM and CL1. G1~G240 output level is decided by DISPTMG and internal register (GON) as follow list.				
12,13	NC								
14	Vcom2	0	TFT-d Com Electro Op	isplay mon ode or en	A power supply for the TFT-display common electrode. The alternating voltage between VcomH2 and VcomL2 level is output. The alternating cycle is according to the M signal received in M input pin.				
15	RESET	I	Exte Reset	rnal Circuit	The reset pin. When a low level is input, the LSI is reinitialized. Be sure to apply a reset signal to the pin during the system's power-on.				
16,17	Vci	Ι	Power	Supply	An analog-circuit power supply. <sup>y</sup> Vci = 2.5~3.3V				
18,19	Vcc	I	Power	Supply	A logic-circuit power supply, which is the same a ply voltage supply for source driver. Vcc = 1.7~3.3V				
20,21	GND	Ι	Power	Supply	Ground	of all power sou	urces. GND	0 = 0 (V)	
22	VGL	0	Capac Stabili	itor for zation	A power driving ( from ste The step	supply for gat TFT-gate off le p-up circuit 2 v p-up factor is se	te driver o vel). Outpu vith VciOU et by interna	utput driving / Vcom uts a step-up voltage T and DDVDH input. al register (BT).	
23,24	VCL	0	Capac Stabili	itor for zation	A power voltage f VCL = 0 <sup>,</sup>	supply for Vcc rom step-up cir ~ -3.3 (V)	omL driving cuit 2 with	g. Outputs a −1-time VciOUT input.	
25	VcomL2	0	Capac Stabili or O	itor for zation pen	The low level of Vcom2 voltage generated for Vcor voltage alternating driving. VcomL2 is adjusted internal register (VDV). When the register (VCOMG) set to low, the VcomL2 output is fixed to GND level a a capacitor for stabilization is not necessary.				
26	VciOUT	0	Capac Stabili	itor for zation	Outputs the internal reference voltage generated by Vci with the generated factor set by internal register (VC). The output voltage DDVDH, VGH, VGL, VC must be set not over the their limitation as listed above				
27	VcomH2	0	Capac Stabili or O	itor for zation pen	The high voltage by inter Connect	n level of Vcom alternating driv nal register (\ this pin to a ca	2 voltage ( ving, Vcom /CM) or V pacitor for	generated for Vcom2 H2 can be adjusted /comR or VcomR2. stabilization.	

MODEL	NAME:			PAGE:		DOC. NO.:		VERSION:		
	LTM022A1	20		15 OF 24 TA-LTM022A-1200		<i>\</i> -1200	A.0			
					VcomH2 = 3.0 ~ (DDVDH-0.5) (V)					
28	VGH	0	Capac Stabili	itor for zation	A power supply for gate driver output driving (TFT-gate on level). Outputs a step-up voltage from step-up circuit 2 with DDVDH input. The step-up factor is set by internal register (BT). VGH = 9.0~16.5 (V)					
29,30	DDVDH	0	Source & Cap fo Stabili	Driver bacitor or zation	A power supply for source driver output driving / Vcom driving. Outputs a step-up voltage from step-up circuit 1 with VciOUT input. The step-up factor is set by internal register (BT). DDVDH = 4.0~5.5 (V)					
31	C11-	I/O	Stor		Connoct		oitor to ota	n un canacitor nin of		
32	C11+	I/O	Capa	acitor	internal step-up circuit 1.					
33	C12-	I/O								
34	C12+	I/O								
35 C21- 36 C21+		I/O	Step	o-up	Connect	Connect a step-up capacitor to step-up capacitor pin of				
		I/O	Capa	acitor	internal step-up circuit 2.					
37	C22-	I/O								
38	C22+	I/O								
39	NC				Dummy					
40	VDH	0	VDH Source & Cap fc Stabili	pin of Driver acitor or zation	Outputs generate internal gray-leve Vcom/Vo a stabiliz it open.	a step-up voltaged by Vci interna register (VRH). el reference volt com2 amplitude ced capacitor. W	ge generat Illy. The st It is used age VDH. reference /hen this p	ed by VciOUT that is ep-up factor is set by for (1) source driver (2) VcomH level. (3) e. Connect this pin to pin is not used, leave		
					VDH = 3	.0 ~ (DDVDH-0.	.5) (V)			
41	NC				Dummy					
42	VcomR2	I	Varia Resis GN	able tor or ND	A refere VcomH2 register resistor l externall adjust Vo	nce voltage fo is externally (VCM) operat between VDH a y adjusted, con comH2 by interr	r generat adjustec ion and nd GND. inect this nal registe	ing VcomH2. When I, halt the internal connect a variable When VcomH2 is not pin to GND pin and r (VCM).		
43~55	NC				Dummy					

MODEL	MODEL NAME: PAGE		PAGE	:	DOC. NO.:		VERSION:		
	LTM022A1	20		16	OF 24	TA-LTM022A-1	200	A.0	
56~58	Vcom	I	HX86	609A	Connect this pin to Vcom output of gate driver for equalizer functions. All LCD outputs (S1~S528) are shorted to this pin input when EQ=1. When VcomL(2) is lower than 0V, this signal should not be connected.				
59	VGL	0	Capac Stabili	Capacitor for Stabilization A power supply for gate driver output driving / driving (TFT-gate off level). Outputs a step-up v from step-up circuit 2 with VciOUT and DDVDH The step-up factor is set by internal register (BT).					
<u> </u>	NO				VGL = -2	1.0~-14.0 (V)			
60	NC				Dummy				
61,62	Vcom	I	HX86	609A	Connect equalize shorted is lower	this pin to Vcom r functions. All LC to this pin input wh than 0V, this signal	n outpu CD out nen EC should	ut of gate driver for puts (S1~S528) are t=1. When VcomL(2) I not be connected.	
63	DISPTMG	0	HX86	609A	Gate off signal used in partial display. Low : The gate driver output is always in Voff outpu High : The gate driver output is normal output *Connect DISPTMG output in either right or le terminal of a chip to gate driver. Set unused pins open				
64	CL1	0	HX86	609A	The one *Connec chip to g	-line-cycle pulse is at CL1 output in eitl ate driver. Set unus	output. her righ sed pin	nt or left terminal of a s open.	
65	FLM	0	HX86	609A	Output fo *Connec chip to g	or the frame-start p at FLM output in eit ate driver. Set unus	ulse. her rigł sed pin	nt or left terminal of a s open.	
66	М	0	HX86	609A	Output fo *Connec unused	or the AC-cycle driv at either right or le pins open.	ving sig eft terr	nal. ninal of a chip. Set	
67	EQ	0	HX86	609A	When (HX8609 Low:Vcc HX8609 High : V state. *Connec chip to g	EQ=1, the Vcon DA) is high-impedar Dm(2) voltage is o A. Com output of HX8 Et EQ output in eith ate driver. Set unus	n outp nce stat utput f 3609A i ner righ sed pin	out of gate driver e. rom Vcom(2) pin of is in high-impedance t or left terminal of a s open.	
68	NC				Dummv				
69	GDA	0	HX86	609A	Data sig setting. *Connec chip to g	gnal of serial tran et GDA output in eit ate driver. Set unus	sfer fo her righ sed pin	or HX8609A register nt or left terminal of a s open.	

MODEL NAME: P			PAGE:		DOC. NO.:	VERSION:					
LTM022A120			17 OF 24		TA-LTM022A-1200			A.0			
70	/GCS	0	HX86	609A	Chip-sel register Low: Ga transfer receive a *Connec a chip to	ect signal of serial setting. te driver is selected a ; High: Gate Driver is a serial transfer. t /GCS output in eithe gate driver. Set unuse	trar and o not s er rig ed pir	nsfer f can rec selecte ht or le	or H ceive d and eft tern n.	X860 a se cani minal	99A rial not I of
71	GCL	0	HX86	609A	Clock si setting. I *Connec chip to g	gnal of a serial transf Data is output on the fa t GCL output in either ate driver. Set unused	er fo alling right <u>pins</u>	or HX80 edge of or left open.	609A of this termi	regis cloc nal c	ster k. of a
72	DCCLK	0	HX86	609A	Outputs driver IC *Connec of a chip	clocks for the step-u (HX8609A). t DCCLK output in eit to gate driver. Set unu	p cir ther used	rcuit dr right o pins o	iving r left f pen.	of ga termi	ate nal
73	Vcom	I	HX86	609A	Connect equalize shorted is lower	this pin to Vcom ou r functions. All LCD to this pin input when than 0V, this signal sho	utput outp EQ= ould	t of ga outs (S =1. Wh not be	ate dr 1~S5 en Vo conne	iver 28) a comL ected	for are .(2)
74	V63N	0	Stabi Capa	lized acitor	When b "011","10 negative stabilize	uilt-in op amp is on ( )0","101"), it is u -polarity op amp. C d capacitors.	(SAP ised Conn	2-0 = for ect th	"001" outp ese	, "01 uts pins	0", of to
75	V63P	0	Stabi Capa	lized acitor	When b 011","10 positive- stabilize	uilt-in op amp is on ( 0","101"), it is u polarity op amp. C d capacitors	(SAP sed onne	2-0 = for ect the	"001" outp ese	, "01 uts pins	0", of to
76	V62N	0	Stabi Capa	lized acitor	When b "011","10 negative stabilize	uilt-in op amp is on ( )0","101"), it is u -polarity op amp. C d capacitors.	(SAP ised Conn	2-0 = for ect th	"001" outp ese	,"01 uts pins	0", of to
77	V62P	0	Stabi Capa	lized acitor	When b 011","10 positive- stabilize	uilt-in op amp is on ( 0","101"), it is u polarity op amp. C d capacitors	(SAP sed onne	2-0 = for ect the	"001" outp ese	,"01 uts pins	0", of to
78	V55N	0	Stabi Capa	lized	When b "011","10 negative stabilize	uilt-in op amp is on ( )0","101"), it is u -polarity op amp. C d capacitors.	(SAP ised Conn	2-0 = for ect th	"001" outp ese	,"01 uts pins	0", of to
79	V55P	0	Stabi Capa	lized	When b 011","10 positive- stabilize	uilt-in op amp is on ( 0","101"), it is u polarity op amp. C d capacitors	(SAP sed onne	2-0 = for ect the	"001" outp ese	," <del>0</del> 1 uts pins	0", of to

MODEL NAME:			PAGE:		DOC. NO.:		VERSI	ON:		
LTM022A120			18	OF 24	TA-LTM022A-1	200		A.0		
80	V43N	0	Stabi Capa	lized acitor	When b "011","10 negative stabilize	uilt-in op amp is o )0","101"), it is -polarity op amp d capacitors.	on (SA useo . Con	P2-0 = d for nect th	"001", "0 outputs ese pins	10", of to
81	V43P	0	Stabi Capa	lized acitor	When b 011","10 positive- stabilize	uilt-in op amp is o 0","101"), it is polarity op amp. d capacitors	on (SA used Conr	P2-0 = I for nect the	"001", "0 outputs ese pins	10", of to
82	V20N	0	Stabi Capa	lized acitor	When b "011","10 negative stabilize	uilt-in op amp is o 00","101"), it is -polarity op amp d capacitors.	on (SA useo . Con	P2-0 = d for nect th	"001", "0 outputs ese pins	10", of to
83	V20P	0	Stabi Capa	lized acitor	When b 011","10 positive- stabilize	uilt-in op amp is o 0","101"), it is polarity op amp. d capacitors	on (SA used Conr	P2-0 = I for nect the	"001", "0 outputs ese pins	10", of to
84	V8N	0	Stabi Capa	lized acitor	When b "011","10 negative stabilize	uilt-in op amp is o 00","101"), it is -polarity op amp d capacitors.	on (SA useo . Con	P2-0 = d for nect th	"001", "0 outputs ese pins	10", of to
85	V8P	0	Stabi Capa	lized acitor	When b 011","10 positive- stabilize	uilt-in op amp is o 0","101"), it is polarity op amp. d capacitors	on (SA used Conr	P2-0 = I for nect the	"001", "0 outputs ese pins	10", of to
86	V1N	0	Stabi Capa	lized acitor	When b "011","10 negative stabilize	uilt-in op amp is o 00","101"), it is -polarity op amp d capacitors.	on (SA useo . Con	P2-0 = d for nect th	"001", "0 outputs ese pins	10", of to
87	V1P	0	Stabi Capa	lized acitor	When b 011","10 positive- stabilize	uilt-in op amp is o 0","101"), it is polarity op amp. d capacitors	on (SA used Conr	P2-0 = I for nect the	"001", "0 outputs ese pins	10", of to
88	V0	0	Stabi Capa	lized acitor	When b 011","10 positive- stabilize	uilt-in op amp is o 0","101"), it is polarity op amp. d capacitors	on (SA used Conr	P2-0 = I for nect the	"001", "0 outputs ese pins	10", of to
89	VGS	I	GNI Exte Res	D or ernal istor	Referen circuit. adjusts t	ce level for the g For connection to he source-driver le	rayscal o a va vel for	e-voltag ariable a panel.	e genera resistor	tion that
90	VDH	I	HX86	609A	The refe circuit, w VDH(ma	erence level for gra /hich can be provid ix.):DDVDH-0.5V.	ay leve ed by l	el voltag HX8609/	je genera 4.	tion
91,92	DDVDH	I	HX86	609A	Input for DDVDH	the LCD-drive volta : 4.5 V ~ 5.5V.	age for	the sou	rce driver	,.

MODEL NAME:			PAGE:		DOC. NO.:		VERSION:		
LTM022A120		19 (	OF 24	TA-LTM022A	-1200	A.0			
93,94	GND	-	GN		GND (log	gic): 0.			
97~114	PD0~PD17	-	MF	Suppiy PU	Serves as a 18-bit bus for RGB data.				
115	ENABLE	I	MF	νU	Indicates whether data is written to GRAM or not when the RGB interface is in use via RGB interface PD17~0				
116	DOTCLK	I	MF	νU	Dot-cloc	k signal.			
117	HSYNC	I	MF	νU	Line syn	chronization sign	al.		
118	VSYNC		MF	۶U	Frame s	ynchronization sig	gnal.		
119	VLD		MF	ะบ	Indicates to GRAN	s whether or not	the data	is valid when writing	
120	/CS	I	MF	PU	Chip select signal. Low: chip is selected (can be accessed); High: chip is not selected (cannot be accessed).				
121	RS	I	MF	νU	Register select signal. Low: Index/status; High: Control register				
122	/WR	I	MF	PU	For an 80-system bus interface, serves as a write strobe signal and writes data at the low level. For a synchronous clock interface, serves as the synchronous clock signal.				
123	/RD	I	MF	PU	(Low: Write ; High: Read) For an 80-system bus interface, serves as a read				
124	DB0/SD1	I/O	MF	۶U	Serves as a 18-bit bi-directional data bus. For an 9-bit bus interface, data transfer use DB17-DB9; fix unused DB8-DB0 to the Vcc or GNI level. For a clock-synchronous serial interface, serves as th serial data input pin (SDI). The input level is read o the rising edge of the SCL signal.				
125	DB1/SD0	I/O	MF	۶U	Serves as a 18-bit bi-directional data bus. For an 9-bit bus interface, data transfer uses DB17-DB9; fix unused DB8-DB0 to the Vcc or GND level. or a clock-synchronous serial interface, serves as a erial data output pin (SDO). Successive bit values are				
126~141	DB2~DB17	I/O	MF	บ	Serves a	as a 18-bit bi-dire	ctional da	ata bus.	

MODEL NAME:			PAGE:		DOC. NO.:		VERSION:		
LTM022A120			20 OF 24		TA-LTM02	2A-1200	A.0		
					For an DB17-DI level.	9-bit bus 39; fix unus	interface, ed DB8-DB	data transfer uses 0 to the Vcc or GND	
142	OSC2	I/O	0 11		Connect	an external	resistor for	generating internal	
143	OSC1	I/O	Oscill Resi	ation stor	clock by signal open-cire	internal R-C be supplied cuit or high lev	oscillation. through /el.	Or an external clock OSC1 with OSC2	
144~147	IM3-1, IM0(ID)	Ι	GND o	or Vcc	Refer to	5.2 MPU Inte	rface Mode	Selection	
148	RESET1	I	MPI Extern Circ	J or al RC cuit	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied. Input data through /RESET1 or /RESET2. Unused pin should not be connected.				
149~151	Vcom				Connect this pin to Vcom output of gate driver for equalizer functions. All LCD outputs (S1~S528) are shorted to this pin input when EQ=1. When VcomL(2) is lower than 0V, this signal should not be connected.				
152, 153	NC				Dummy				

#### 6.2. Select the MPU interface mode

Select the MPU interface mode as listed below IM3, IM2, IM1, IM0/ID MPU interface mode.

IM3	IM2	IM1	IM0/ID	MPU-interface mode	DB Pin
GND	GND	GND	*	Setting disable	
GND	GND	Vcc	GND	80-system, 16-bit bus interface	DB17~10 and 8~1
GND	GND	Vcc	Vcc	80-system, 8-bit bus interface	DB17~10
GND	Vcc	GND	ID	Clocked serial peripheral interface	DB1~0
GND	Vcc	Vcc	*	Setting disable	
Vcc	GND	GND	*	Setting disable	
Vcc	GND	Vcc	GND	80-system, 18-bit bus interface	DB17~0
Vcc	GND	Vcc	Vcc	80-system, 9-bit bus interface	DB17~9
Vcc	Vcc	*	*	Setting disable	

When a serial interface is selected, IM0 pin is used as the ID setting for a device code.

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	21 OF 24	TA-LTM022A-1200	A.0

### 7. OUTLINE DRAWING



MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	22 OF 24	TA-LTM022A-1200	A.0

#### 8. PACKING

TBD

#### 9. RELIABILITY

No.	Test Items	Test Conditions
1	High Temperature Storage Test	Ta=80°C, 120 Hrs
2	Low Temperature Storage Test	Ta=-30°C, 120Hrs
3	High Temperature and High Humidity	Ta=40°C, 90%RH, 120Hrs
	Operating Test	(No condensation of dew)
4	High Temperature Operating Test	Ta=70°C, 120Hrs
5	Low Temperature Operating Test	Ta=-20°C, 120Hrs
6	Heat Shock Test	Ta=-30°C (0.5H) ~ 80°C (05H) / 32 cycles
7	Electro Static Discharge Test	+200V, 200pF (0 $\Omega$ ), 1 time for each terminal

Note: (1) Evaluation should be tested after storage at room temperature for one hour.

(2) There should be no change that might affect the practical display function when the display quality test is conducted under normal operating conditions.

(3) Judgment:

- 2. In the standard condition, there shall be no practical problems that may affect the display function.
- 3. No serious image quality degradation.

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	23 OF 24	TA-LTM022A-1200	A.0

#### **10. PRECAUTIONS**

#### 10.1.Handling

- (1) Refrain from strong mechanical shock and / or any force to the panel. In addition to damage, this may cause improper operation or damage to the panel.
- (2) Note that polarizers are very fragile and could be easily damaged. Do not press or scratch the surface harder than a B pencil lead.
- (3) Wipe off water droplets or oil immediately. If you leave the droplets for a long time, staining and discoloration may occur.
- (4) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (5) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Don't use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (6) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs or clothes, it must be washed away thoroughly with soap.
- (7) Protect the panel from static, it may cause damage to the CMOS Gate Array IC.
- (8) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (9) Pins of I/F connector shall not be touched directly with bare hands.

#### 10.2. Storage

(1) Do not leave the panel in high temperature, and high humidity for a long time. It is

MODEL NAME:	PAGE:	DOC. NO.:	VERSION:
LTM022A120	24 OF 24	TA-LTM022A-1200	A.0

highly recommended to store the panel with temperature from 0 to 35°C and relative humidity of less than 70%.

(2) The panel shall be stored in a dark place. It is prohibited to apply sunlight or fluorescent light during the store.

#### 10.3. Operation

- (1) The LCD shall be operated within the limits specified. Operation at values outside of these limits may shorten life, and/or harm display images.
- Do not exceed the absolute maximum rating value. (the supply voltage variation, input voltage variation in part contents and environmental temperature and so on)..
  Otherwise the panel may be damaged.
- (3) If the panel displays the same pattern continuously for a long period of time, it can be the situation when the image" Sticks" to the screen.