

## iNEMO inertial module: always-on 3-axis accelerometer and 3-axis gyroscope with embedded machine learning core



### Features

- Power consumption: 0.55 mA in combo high-performance mode
- "Always-on" experience with low power consumption for both accelerometer and gyroscope
- Smart FIFO up to 9 KB
- Android compliant
- $\pm 2/\pm 4/\pm 8/\pm 16$  g full scale
- $\pm 125/\pm 250/\pm 500/\pm 1000/\pm 2000$  dps full scale
- Analog supply voltage: 1.71 V to 3.6 V
- Independent IO supply (1.62 V)
- Compact footprint: 2.5 mm x 3 mm x 0.83 mm
- SPI / I<sup>2</sup>C & MIPI I3C<sup>SM</sup> serial interface with main processor data synchronization
- Auxiliary SPI for OIS data output for gyroscope and accelerometer
- OIS configurable from aux SPI, primary interface (SPI / I<sup>2</sup>C & MIPI I3C<sup>SM</sup>)
- Advanced pedometer, step detector and step counter
- Significant motion detection, tilt detection
- Standard interrupts: free-fall, wakeup, 6D/4D orientation, click and double-click
- Programmable finite state machine: accelerometer, gyroscope and external sensors
- Machine learning core
- Embedded temperature sensor
- ECOPACK and RoHS compliant

### Product status link

[LSM6DSTX](#)

### Product summary

Order code	LSM6DSTX	LSM6DSTXTR
Temp. range	-40 to +85	
Package	LGA-14L (2.5 x 3 x 0.83 mm)	
Packing	Tray	Tape and reel

### Applications

- Motion tracking and gesture detection
- Sensor hub
- Indoor navigation
- IoT and connected devices
- Smart power saving for handheld devices
- EIS and OIS for camera applications
- Vibration monitoring and compensation

### Description

The [LSM6DSTX](#) is a system-in-package featuring a 3-axis digital accelerometer and a 3-axis digital gyroscope, boosting performance at 0.55 mA in high-performance mode and enabling always-on low-power features for an optimal motion experience for the consumer.

### Product resources

[TN0018 \(design and soldering\)](#)

### Product label



The LSM6DSTX supports main OS requirements, offering real, virtual, and batch sensors with 9 KB for dynamic data batching. ST's family of MEMS sensor modules leverages the robust and mature manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit, which is trimmed to better match the characteristics of the sensing element.

The LSM6DSTX has a full-scale acceleration range of  $\pm 2/\pm 4/\pm 8/\pm 16\text{ g}$  and an angular rate range of  $\pm 125/\pm 250/\pm 500/\pm 1000/\pm 2000\text{ dps}$ .

The LSM6DSTX fully supports EIS and OIS applications as the module includes a dedicated configurable signal processing path for OIS and an auxiliary SPI, configurable for both the gyroscope and accelerometer. The LSM6DSTX OIS can be configured from the auxiliary SPI and primary interface (SPI / I<sup>2</sup>C & MIPI I3C<sup>SM</sup>).

The LSM6DSTX embeds a machine learning core able to identify if a data pattern matches an activity in a user-defined set of classes, reducing power consumption and increasing performance of the sensor.

High robustness to mechanical shock makes the LSM6DSTX the preferred choice of system designers for the creation and manufacturing of reliable products. The LSM6DSTX is available in a plastic land grid array (LGA) package.

## 1 Overview

The LSM6DSTX is a system-in-package featuring a high-performance 3-axis digital accelerometer and 3-axis digital gyroscope.

The LSM6DSTX delivers best-in-class motion sensing that can detect orientation and gestures in order to empower application developers and consumers with features and capabilities that are more sophisticated than simply orienting their devices to portrait and landscape mode.

The event-detection interrupts enable efficient and reliable motion tracking and contextual awareness, implementing hardware recognition of free-fall events, 6D orientation, click and double-click sensing, activity or inactivity, stationary/motion detection and wake-up events.

The LSM6DSTX supports main OS requirements, offering real, virtual, and batch mode sensors. In addition, the LSM6DSTX can efficiently run the sensor-related features specified in Android, saving power and enabling faster reaction time. In particular, the LSM6DSTX has been designed to implement hardware features such as significant motion detection, stationary/motion detection, tilt, pedometer functions, timestamping and to support the data acquisition of an external magnetometer.

The LSM6DSTX offers hardware flexibility to connect the pins with different mode connections to external sensors to expand functionalities such as adding a sensor hub, auxiliary SPI, etc.

Up to 9 KB of FIFO with compression and dynamic allocation of significant data (that is, external sensors, timestamp, and so forth) allows overall power saving of the system.

Like the entire portfolio of MEMS sensor modules, the LSM6DSTX leverages the robust and mature in-house manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit that is trimmed to better match the characteristics of the sensing element.

The LSM6DSTX is available in a small plastic land grid array (LGA) package of 2.5 x 3.0 x 0.83 mm to address ultracompact solutions.

## 2 Embedded low-power features

The LSM6DSTX has been designed to be fully compliant with Android, featuring the following on-chip functions:

- 9 KB data buffering, data can be compressed two or three times
  - 100% efficiency with flexible configurations and partitioning
  - Possibility to store timestamp
- Event-detection interrupts (fully configurable):
  - Free-fall
  - Wake-up
  - 6D orientation
  - Click and double-click sensing
  - Activity/inactivity recognition
  - Stationary/motion detection
- Specific IP blocks with negligible power consumption and high-performance:
  - Pedometer functions: step detector and step counters
  - Tilt
  - Significant motion detection
  - Finite state machine for accelerometer, gyroscope, and external sensors
  - Machine learning core (MLC)
- Sensor hub
  - Up to six total sensors: two internal (accelerometer and gyroscope) and four external sensors

### 2.1 Tilt detection

The tilt function helps to detect activity change and has been implemented in hardware using only the accelerometer to achieve targets of both ultralow power consumption and robustness during the short duration of dynamic accelerations.

The tilt function is based on a trigger of an event each time the device's tilt changes and can be used with different scenarios, for example:

- Triggers when the phone is in a front pants pocket and the user goes from sitting to standing or standing to sitting.
- Does not trigger when the phone is in a front pants pocket and the user is walking, running, or going upstairs.

### 2.2 Significant motion detection

The significant motion detection (SMD) function generates an interrupt when a 'significant motion', that could be due to a change in user location, is detected. In the LSM6DSTX device, this function has been implemented in the hardware using only the accelerometer.

SMD functionality can be used in location-based applications in order to receive a notification indicating when the user is changing location.


### 2.3 Finite state machine

The LSM6DSTX can be configured to generate interrupt signals activated by user-defined motion patterns. To do this, up to 16 embedded finite state machines can be programmed independently for motion detection such as glance gestures, absolute wrist tilt, shake, and double-shake detection.

#### Definition of finite state machine

A state machine is a mathematical abstraction used to design logic connections. It is a behavioral model composed of a finite number of states and transitions between states, similar to a flow chart in which one can inspect the way logic runs when certain conditions are met. The state machine begins with a start state, goes to different states through transitions dependent on the inputs, and can finally end in a specific state (called stop state). The current state is determined by the past states of the system. [Figure 1. Generic state machine](#) shows a generic state machine.

Figure 1. Generic state machine



#### Finite state machine in the LSM6DSTX

The LSM6DSTX works as a combo accelerometer-gyroscope sensor, generating acceleration and angular rate output data. It is also possible to connect an external sensor (magnetometer) by using the sensor hub feature (mode 2). These data can be used as input of up to 16 programs in the embedded finite state machine (Figure 2. State machine in the LSM6DSTX).

All 16 finite state machines are independent. Each one has its dedicated memory area and it is independently executed. An interrupt is generated when the end state is reached or when some specific command is performed.

Figure 2. State machine in the LSM6DSTX



## 2.4

### Machine learning core

The LSM6DSTX embeds a dedicated core for machine learning processing that provides system flexibility, allowing some algorithms run in the application processor to be moved to the MEMS sensor with the advantage of consistent reduction in power consumption.


Machine learning core logic allows identifying if a data pattern (for example motion, pressure, temperature, magnetic data, and so forth) matches a user-defined set of classes. Typical examples of applications could be activity detection like running, walking, driving, and so forth.

The LSM6DSTX machine learning core works on data patterns coming from the accelerometer and gyroscope sensors, but it is also possible to connect and process external sensor data (like magnetometer) by using the sensor hub feature (mode 2).

The input data can be filtered using a dedicated configurable computation block containing filters and features computed in a fixed time window defined by the user.

Machine learning processing is based on logical processing composed of a series of configurable nodes characterized by "if-then-else" conditions where the "feature" values are evaluated against defined thresholds.

**Figure 3. Machine learning core in the LSM6DSTX**




The LSM6DSTX can be configured to run up to 8 flows simultaneously and independently and every flow can generate up to 16 results. The total number of nodes can be up to 256.

The results of the machine learning processing are available in dedicated output registers readable from the application processor at any time.

The LSM6DSTX machine learning core can be configured to generate an interrupt when a change in the result occurs.

## 3 Pin description

Figure 4. Pin connections




### 3.1 Pin connections

The LSM6DSTX offers flexibility to connect the pins in order to have four different mode connections and functionalities. In detail:

- **Mode 1:** I<sup>2</sup>C / MIPI I3C<sup>SM</sup> slave interface or SPI (3- and 4-wire) serial interface is available
- **Mode 2:** I<sup>2</sup>C / MIPI I3C<sup>SM</sup> slave interface or SPI (3- and 4-wire) serial interface and I<sup>2</sup>C interface master for external sensor connections are available
- **Mode 3:** I<sup>2</sup>C / MIPI I3C<sup>SM</sup> slave interface or SPI (3- and 4-wire) serial interface is available for the application processor interface while an auxiliary SPI (3- and 4-wire) serial interface for external sensor connections is available for the gyroscope ONLY.
- **Mode 4:** I<sup>2</sup>C / MIPI I3CSM slave interface or SPI (3- and 4-wire) serial interface is available for the application processor interface while an auxiliary SPI (3- and 4-wire) serial interface for external sensor connections is available for the accelerometer and gyroscope.

Figure 5. LSM6DSTX connection modes



In the following table each mode is described for the pin connections and function.

**Table 1. Pin description**

Pin#	Name	Mode 1 function	Mode 2 function	Mode 3 / mode 4 function
1	SDO/SA0	SPI 4-wire interface serial data output (SDO) I <sup>2</sup> C least significant bit of the device address (SA0)	SPI 4-wire interface serial data output (SDO) I <sup>2</sup> C least significant bit of the device address (SA0)	SPI 4-wire interface serial data output (SDO) I <sup>2</sup> C least significant bit of the device address (SA0)
2	SDx	Connect to Vdd_IO or GND	I <sup>2</sup> C serial data master (MSDA)	Auxiliary SPI 3/4-wire interface serial data input (SDI) and SPI 3-wire serial data output (SDO)
3	SCx	Connect to Vdd_IO or GND	I <sup>2</sup> C serial clock master (MSCL)	Auxiliary SPI 3/4-wire interface serial port clock (SPC_Aux)
4	INT1		Programmable interrupt in I <sup>2</sup> C and SPI	
5	Vdd_IO <sup>(1)</sup>		Power supply for I/O pins	
6	GND		0 V supply	
7	GND		0 V supply	
8	Vdd <sup>(1)</sup>		Power supply	
9	INT2	Programmable interrupt 2 (INT2) / Data enable (DEN)	Programmable interrupt 2 (INT2)/ Data enable (DEN)/ I <sup>2</sup> C master external synchronization signal (MDRDY)	Programmable interrupt 2 (INT2)/ Data enable (DEN)
10	OCS_Aux	Leave unconnected <sup>(2)</sup>	Leave unconnected <sup>(2)</sup>	Auxiliary SPI 3/4-wire interface enable
11	SDO_Aux	Connect to Vdd_IO or leave unconnected <sup>(2)</sup>	Connect to Vdd_IO or leave unconnected <sup>(2)</sup>	Auxiliary SPI 3-wire interface: leave unconnected <sup>(2)</sup> Auxiliary SPI 4-wire interface: serial data output (SDO_Aux)
12	CS	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> /SPI mode selection (1: SPI idle mode / I <sup>2</sup> C/MIPI I3C <sup>SM</sup> communication enabled; 0: SPI communication mode / I <sup>2</sup> C/MIPI I3C <sup>SM</sup> disabled)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> /SPI mode selection (1: SPI idle mode / I <sup>2</sup> C/MIPI I3C <sup>SM</sup> communication enabled; 0: SPI communication mode / I <sup>2</sup> C/MIPI I3C <sup>SM</sup> disabled)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> /SPI mode selection (1: SPI idle mode / I <sup>2</sup> C/MIPI I3C <sup>SM</sup> communication enabled; 0: SPI communication mode / I <sup>2</sup> C/MIPI I3C <sup>SM</sup> disabled)
13	SCL	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial clock (SCL) SPI serial port clock (SPC)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial clock (SCL) SPI serial port clock (SPC)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial clock (SCL) SPI serial port clock (SPC)
14	SDA	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)

1. Recommended 100 nF filter capacitor.
2. Leave pin electrically unconnected and soldered to PCB.

## 4 Module specifications

### 4.1 Mechanical characteristics

@ Vdd = 1.8 V, T = 25 °C, unless otherwise noted.

Table 2. Mechanical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
LA_FS	Linear acceleration measurement range			±2		g
				±4		
				±8		
				±16		
G_FS	Angular rate measurement range			±125		dps
				±250		
				±500		
				±1000		
				±2000		
LA_So	Linear acceleration sensitivity <sup>(2)</sup>	FS = ±2 g		0.061		mg/LSB
				0.122		
				0.244		
				0.488		
G_So	Angular rate sensitivity <sup>(2)</sup>	FS = ±125 dps		4.375		mdps/LSB
				8.75		
				17.50		
				35		
				70		
G_So%	Sensitivity tolerance <sup>(3)</sup>	at component level		±0.3		%
LA_SoDr	Linear acceleration sensitivity change vs. temperature <sup>(4)</sup>	from -40° to +85°		±0.01		%/°C
G_SoDr	Angular rate sensitivity change vs. temperature <sup>(4)</sup>	from -40° to +85°		±0.007		%/°C
LA_TyOff	Linear acceleration zero-g level offset accuracy <sup>(3)</sup>			±12		mg
G_TyOff	Angular rate zero-rate level <sup>(3)</sup>			±1		dps
LA_OffDr	Linear acceleration zero-g level change vs. temperature <sup>(4)</sup>			±0.1		mg/°C
G_OffDr	Angular rate typical zero-rate level change vs. temperature <sup>(4)</sup>			±0.008		dps/°C
Rn	Rate noise density in high-performance mode <sup>(5)</sup>			3.4		mdps/ÖHz
RnRMS	Gyroscope RMS noise in normal/low-power mode <sup>(6)</sup>			75		mdps
An	Acceleration noise density in high-performance mode <sup>(7)</sup>	FS = ±2 g		70		µg/√Hz
				75		
				80		
				110		
RMS	Acceleration RMS noise in normal/low-power mode <sup>(8)(9)</sup>	FS = ±2 g		1.8		mg(RMS)
				2.0		
				2.4		

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
RMS	Acceleration RMS noise in normal/low-power mode <sup>(8)(9)</sup>	FS = $\pm 16\text{ g}$		3.0		mg(RMS)
	Acceleration RMS noise in ultralow-power mode <sup>(8)(9)</sup>	FS = $\pm 2\text{ g}$		5.5		
LA_ODR	Linear acceleration output data rate			1.6 <sup>(10)</sup>		Hz
				12.5		
				26		
				52		
				104		
				208		
				416		
				833		
				1666		
				3332		
G_ODR	Angular rate output data rate			6664		Hz
				12.5		
				26		
				52		
				104		
				208		
				416		
				833		
				1666		
				3332		
Vst	Linear acceleration self-test output change <sup>(11)(12)(13)</sup>		50		1700	mg
	Angular rate self-test output change <sup>(14)(15)</sup>	FS = $\pm 250\text{ dps}$	20		80	dps
		FS = $\pm 2000\text{ dps}$	150		700	dps
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. Sensitivity values after factory calibration test and trimming.
3. Value after calibration.
4. Measurements are performed in a uniform temperature setup and they are based on characterization data in a limited number of samples. Not measured during final test for production.
5. Gyroscope rate noise density in high-performance mode is independent of the ODR and FS setting.
6. Gyroscope RMS noise in normal/low-power mode is independent of the ODR and FS setting.
7. Accelerometer noise density in high-performance mode is independent of the ODR.
8. Accelerometer RMS noise in normal/low-power/ultralow-power mode is independent of the ODR.
9. Noise RMS related to  $BW = ODR/2$ .
10. This ODR is available when the accelerometer is in low-power mode.
11. The sign of the linear acceleration self-test output change is defined by the STx\_XL bits in a dedicated register for all axes.
12. The linear acceleration self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[Lsb] (self-test enabled) - OUTPUT[Lsb] (self-test disabled). 1Lsb = 0.061 mg at  $\pm 2\text{ g}$  full scale.
13. Accelerometer self-test limits are full-scale independent.
14. The sign of the angular rate self-test output change is defined by the STx\_G bits in a dedicated register for all axes.
15. The angular rate self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[Lsb] (self-test enabled) - OUTPUT[Lsb] (self-test disabled). 1Lsb = 70 mdps at  $\pm 2000\text{ dps}$  full scale.

## 4.2 Electrical characteristics

@ Vdd = 1.8 V, T = 25 °C, unless otherwise noted.

Table 3. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdd	Supply voltage		1.71	1.8	3.6	V
Vdd_IO	Power supply for I/O		1.62		3.6	V
IddHP	Gyroscope and accelerometer current consumption in high-performance mode			0.55		mA
LA_IddHP	Accelerometer current consumption in high-performance mode			170		µA
LA_IddLP	Accelerometer current consumption in low-power mode	ODR = 52 Hz ODR = 1.6 Hz		26 4.5		µA
LA_IddULP	Accelerometer current consumption in ultralow-power mode	ODR = 52 Hz ODR = 1.6 Hz		9.5 4.4		µA
IddPD	Gyroscope and accelerometer current consumption during power-down			3		µA
Ton	Turn-on time			35		ms
V <sub>IH</sub>	Digital high-level input voltage		0.7 *Vdd_IO			V
V <sub>IL</sub>	Digital low-level input voltage				0.3 *Vdd_IO	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 4 mA <sup>(2)</sup>	Vdd_IO - 0.2			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA <sup>(2)</sup>			0.2	V
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.

2. 4 mA is the maximum driving capability, that is, the maximum DC current that can be sourced/sunk by the digital pin in order to guarantee the correct digital output voltage levels V<sub>OH</sub> and V<sub>OL</sub>.

## 4.3 Temperature sensor characteristics

@ Vdd = 1.8 V, T = 25 °C unless otherwise noted.

Table 4. Temperature sensor characteristics

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
TODR <sup>(2)</sup>	Temperature refresh rate			52		Hz
Toff	Temperature offset <sup>(3)</sup>		-15		+15	°C
TSen	Temperature sensitivity			256		LSB/°C
TST	Temperature stabilization time <sup>(4)</sup>				500	µs
T_ADC_res	Temperature ADC resolution			16		bit
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.

2. When the accelerometer is in low-power mode and the gyroscope part is turned off, the TODR value is equal to the accelerometer ODR.

3. The output of the temperature sensor is 0 LSB (typ.) at 25 °C.

4. Time from power-on to valid data based on characterization data.

## 4.4 Communication interface characteristics

### 4.4.1 SPI - serial peripheral interface


Subject to general operating conditions for Vdd and Top.

**Table 5. SPI slave timing values (in mode 3)**

Symbol	Parameter	Value <sup>(1)</sup>		Unit
		Min	Max	
$t_{c(\text{SPC})}$	SPI clock cycle	100		ns
$f_{c(\text{SPC})}$	SPI clock frequency		10	
$t_{su(\text{CS})}$	CS setup time	5		
$t_{h(\text{CS})}$	CS hold time	20		
$t_{su(\text{SI})}$	SDI input setup time	5		
$t_{h(\text{SI})}$	SDI input hold time	15		
$t_{v(\text{SO})}$	SDO valid output time		50	
$t_{h(\text{SO})}$	SDO output hold time	5		
$t_{dis(\text{SO})}$	SDO output disable time		50	

- Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.

**Figure 6. SPI slave timing diagram (in mode 3)**



Note: Measurement points are done at  $0.3 \cdot V_{dd\_IO}$  and  $0.7 \cdot V_{dd\_IO}$  for both input and output ports.

#### 4.4.2 I<sup>2</sup>C - inter-IC control interface

Subject to general operating conditions for Vdd and Top.


**Table 6. I<sup>2</sup>C slave timing values**

Symbol	Parameter	I <sup>2</sup> C fast mode <sup>(1)(2)</sup>		I <sup>2</sup> C fast mode plus <sup>(1)(2)</sup>		Unit
		Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency	0	400	0	1000	kHz
t <sub>w(SCLL)</sub>	SCL clock low time	1.3		0.5		$\mu$ s
t <sub>w(SCLH)</sub>	SCL clock high time	0.6		0.26		
t <sub>su(SDA)</sub>	SDA setup time	100		50		ns
t <sub>h(SDA)</sub>	SDA data hold time	0	0.9	0		
t <sub>h(ST)</sub>	START/REPEATED START condition hold time	0.6		0.26		$\mu$ s
t <sub>su(SR)</sub>	REPEATED START condition setup time	0.6		0.26		
t <sub>su(SP)</sub>	STOP condition setup time	0.6		0.26		$\mu$ s
t <sub>w(SP:SR)</sub>	Bus free time between STOP and START condition	1.3		0.5		
	Data valid time			0.9		0.45
	Data valid acknowledge time			0.9		0.45
C <sub>B</sub>	Capacitive load for each bus line		400		550	pF

1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

2. Data for I<sup>2</sup>C fast mode and I<sup>2</sup>C fast mode plus have been validated by characterization, not tested in production.

**Figure 7. I<sup>2</sup>C slave timing diagram**



Note: Measurement points are done at  $0.3 \cdot V_{dd\_IO}$  and  $0.7 \cdot V_{dd\_IO}$  for both ports.

#### 4.5

#### Absolute maximum ratings

Stresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 7. Absolute maximum ratings**

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
Sg	Acceleration g for 0.2 ms	20,000	g
ESD	Electrostatic discharge protection (HBM)	2	kV
Vin	Input voltage on any control pin (including CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	-0.3 to Vdd_IO +0.3	V

Note: Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

## 4.6 Terminology

### 4.6.1 Sensitivity

Linear acceleration sensitivity can be determined, for example, by applying 1 g acceleration to the device. Because the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky), and noting the output value again. By doing so,  $\pm 1 \text{ g}$  acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors (see [Table 2](#)).

An angular rate gyroscope is a device that produces a positive-going digital output for counterclockwise rotation around the axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time (see [Table 2](#)).

### 4.6.2 Zero-g and zero-rate level

Linear acceleration zero-g level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface measures 0 g on both the X-axis and Y-axis, whereas the Z-axis measures 1 g. Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as two's complement number). A deviation from the ideal value in this case is called zero-g offset.

Offset is to some extent a result of stress to the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration zero-g level change vs. temperature" in [Table 2](#). The zero-g level tolerance (TyOff) describes the standard deviation of the range of zero-g levels of a group of sensors.

Zero-rate level describes the actual output signal if there is no angular rate present. The zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore the zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time (see [Table 2](#)).

## 5 Digital interfaces

### 5.1 I<sup>2</sup>C/SPI interface

The registers embedded inside the LSM6DSTX may be accessed through both the I<sup>2</sup>C and SPI serial interfaces. The latter may be software-configured to operate either in 3-wire or 4-wire interface mode. The device is compatible with SPI modes 0 and 3.

The serial interfaces are mapped onto the same pins. To select/exploit the I<sup>2</sup>C interface, the CS line must be tied high (that is, connected to Vdd\_IO).

**Table 8. Serial interface pin description**

Pin name	Pin description
CS	Enable SPI I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)
SCL/SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)
SDA/SDI/SDO	I <sup>2</sup> C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
SDO/SA0	SPI serial data output (SDO) I <sup>2</sup> C less significant bit of the device address

#### 5.1.1 I<sup>2</sup>C serial interface

The LSM6DSTX I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write the data to the registers, whose content can also be read back.

The relevant I<sup>2</sup>C terminology is provided in the table below.

**Table 9. I<sup>2</sup>C terminology**

Term	Description
Transmitter	The device that sends data to the bus
Receiver	The device that receives data from the bus
Master	The device that initiates a transfer, generates clock signals, and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I<sup>2</sup>C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be connected to Vdd\_IO through external pull-up resistors. When the bus is free, both the lines are high.

The I<sup>2</sup>C interface is implemented with fast mode (400 kHz) I<sup>2</sup>C standards as well as with fast mode plus (1000 kHz).

In order to disable the I<sup>2</sup>C block, (I2C\_disable) = 1 must be written in CTRL4\_C (13h).

### 5.1.1.1 I<sup>2</sup>C operation

The transaction on the bus is started through a start (ST) signal. A start condition is defined as a high to low transition on the data line while the SCL line is held high. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The slave address (SAD) associated to the LSM6DSTX is 110101xb. The SDO/SA0 pin can be used to modify the less significant bit of the device address. If the SDO/SA0 pin is connected to the supply voltage, LSb is 1 (address 1101011b); else if the SDO/SA0 pin is connected to ground, the LSb value is 0 (address 1101010b). This solution permits to connect and address two different inertial modules to the same I<sup>2</sup>C bus.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line low so that it remains stable low during the high period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I<sup>2</sup>C embedded inside the LSM6DSTX behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit subaddress (SUB) is transmitted. The increment of the address is configured by the [CTRL3\\_C \(12h\)](#) (IF\_INC).

The slave address is completed with a read/write bit. If the bit is 1 (read), a repeated start (SR) condition must be issued after the two subaddress bytes. If the bit is 0 (write) the master transmits to the slave with direction unchanged. [Table 10](#) explains how the SAD+read/write bit pattern is composed, listing all the possible configurations.

**Table 10. SAD+read/write patterns**

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	110101	0	1	11010101 (D5h)
Write	110101	0	0	11010100 (D4h)
Read	110101	1	1	11010111 (D7h)
Write	110101	1	0	11010110 (D6h)

**Table 11. Transfer when master is writing one byte to slave**

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

**Table 12. Transfer when master is writing multiple bytes to slave**

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

**Table 13. Transfer when master is receiving (reading) one byte of data from slave**

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK		SAK	DATA			

**Table 14. Transfer when master is receiving (reading) multiple bytes of data from slave**

Master	ST	SAD+ W		SUB		SR	SAD+ R		MAK		MAK		NMAK	SP
Slave			SAK		SAK		SAK	DATA		DATA		DATA		


Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a slave receiver does not acknowledge the slave address (that is, it is not able to receive because it is performing some real-time function) the data line must be left high by the slave. The master can then abort the transfer. A low to high transition on the SDA line while the SCL line is high is defined as a stop condition. Each data transfer must be terminated by the generation of a stop (SP) condition.

In the presented communication format MAK is master acknowledge and NMAK is no master acknowledge.

### 5.1.2 SPI bus interface

The LSM6DSTX SPI is a bus slave. The SPI allows writing and reading the registers of the device. The serial interface communicates to the application using 4 wires: **CS**, **SPC**, **SDI** and **SDO**.

**Figure 8. Read and write protocol (in mode 3)**



**CS** enables the serial port and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are, respectively, the serial port data input and output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in case of multiple read/write bytes. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23, ...) starts at the last falling edge of **SPC** just before the rising edge of **CS**.

**bit 0:** RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In latter case, the chip will drive **SDO** at the start of bit 8.

**bit 1-7:** address AD(6:0). This is the address field of the indexed register.

**bit 8-15:** data DI(7:0) (write mode). This is the data that is written into the device (MSb first).


**bit 8-15:** data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods will be added. When the **CTRL3\_C** (12h) (IF\_INC) bit is 0, the address used to read/write data remains the same for every block. When the **CTRL3\_C** (12h) (IF\_INC) bit is 1, the address used to read/write data is increased at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.

## 5.1.2.1 SPI read

Figure 9. SPI read protocol (in mode 3)



The SPI read command is performed with 16 clock pulses. A multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.


**bit 0:** READ bit. The value is 1.

**bit 1-7:** address AD(6:0). This is the address field of the indexed register.

**bit 8-15:** data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).


**bit 16-...:** data DO(...-8). Further data in multiple byte reads.

Figure 10. Multiple byte SPI read protocol (2-byte example) (in mode 3)



## 5.1.2.2 SPI write

Figure 11. SPI write protocol (in mode 3)



The SPI write command is performed with 16 clock pulses. A multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.


**bit 0:** WRITE bit. The value is 0.

**bit 1 -7:** address AD(6:0). This is the address field of the indexed register.

**bit 8-15:** data DI(7:0) (write mode). This is the data that is written inside the device (MSb first).

**bit 16-... :** data DI(...-8). Further data in multiple byte writes.


Figure 12. Multiple byte SPI write protocol (2-byte example) (in mode 3)



### 5.1.2.3 SPI read in 3-wire mode

A 3-wire mode is entered by setting the [CTRL3\\_C \(12h\)](#) (SIM) bit equal to 1 (SPI serial interface mode selection).

**Figure 13. SPI read protocol in 3-wire mode (in mode 3)**



The SPI read command is performed with 16 clock pulses:

**bit 0:** READ bit. The value is 1.

**bit 1-7:** address AD(6:0). This is the address field of the indexed register.

**bit 8-15:** data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

A multiple read command is also available in 3-wire mode.

## 5.2 MIPI I3C<sup>SM</sup> interface

### 5.2.1 MIPI I3C<sup>SM</sup> slave interface

The LSM6DSTX interface includes an MIPI I3C<sup>SM</sup> SDR only slave interface (compliant with release 1.0 of the specification) with MIPI I3C<sup>SM</sup> SDR embedded features:

- CCC command
- Direct CCC communication (SET and GET)
- Broadcast CCC communication
- Private communications
- Private read and write for single byte
- Multiple read and write
- In-band interrupt request
- Error detection and recovery methods (S0-S6)

Refer to [Section 5.3 I<sup>2</sup>C/I3C coexistence in LSM6DSTX](#) for details regarding the choice of the interface when powering up the device.

### 5.2.2 MIPI I3C<sup>SM</sup> CCC supported commands

The list of MIPI I3C<sup>SM</sup> CCC commands supported by the device is detailed in the following table.

**Table 15. MIPI I3C<sup>SM</sup> CCC commands**

Command	Command code	Default	Description
ENTDAA	0x07		DAA procedure
SETDASA	0x87		Assign dynamic address using static address 0x6B/0x6A depending on SDO pin
ENECC	0x80 / 0x00		Slave activity control (direct and broadcast)
DISEC	0x81 / 0x01		Slave activity control (direct and broadcast)
ENTAS0	0x82 / 0x02		Enter activity state (direct and broadcast)
ENTAS1	0x83 / 0x03		Enter activity state (direct and broadcast)
ENTAS2	0x84 / 0x04		Enter activity state (direct and broadcast)
ENTAS3	0x85 / 0x05		Enter activity state (direct and broadcast)
SETXTIME	0x98 / 0x28		Timing information exchange
GETXTIME	0x99	0x07 0x00 0x05 0x92	Timing information exchange
RSTDAA	0x86 / 0x06		Reset the assigned dynamic address (direct and broadcast)
SETMWL	0x89 / 0x08		Define maximum write length during private write (direct and broadcast)
SETMRL	0x8A / 0x09		Define maximum read length during private read (direct and broadcast)
SETNEWDA	0x88		Change dynamic address
GETMWL	0x8B	0x00 0x08 (2 byte)	Get maximum write length during private write
GETMRL	0x8C	0x00 0x10 0x09	Get maximum read length during private read

Command	Command code	Default	Description
		(3 byte)	
GETPID	0x8D	0x02	
		0x08	
		0x00	
		0x6D	SDO = 1
		0x90	
		0x0B	
		0x02	
		0x08	
		0x00	
		0x6D	SDO = 0
		0x10	
		0x0B	
GETBCR	0x8E	0x07 (1 byte)	Bus characteristics register
GETDCR	0x8F	0x44 default	MIPI I3C <sup>SM</sup> device characteristics register
GETSTATUS	0x90	0x00	
		0x00 (2 byte)	Status register
GETMXDS	0x94	0x00	
		0x20 (2 byte)	Return max data speed


## 5.3 I<sup>2</sup>C/I3C coexistence in LSM6DSTX

In the LSM6DSTX, the SDA and SCL lines are common to both I<sup>2</sup>C and I3C. The I<sup>2</sup>C bus requires anti-spike filters on the SDA and SCL pins that are not compatible with I3C timing.

The device can be connected to both I<sup>2</sup>C and I3C or only to the I3C bus depending on the connection of the INT1 pin when the device is powered up:


- INT1 pin floating (internal pull-down): I<sup>2</sup>C/I3C both active, see Figure 14
- INT1 pin connected to Vdd\_IO: only I3C active, see Figure 15

Figure 14. I<sup>2</sup>C and I3C both active (INT1 pin not connected)



1. Address assignment (DAA or ENTDA) must be performed with I<sup>2</sup>C fast mode plus timing. When the slave is addressed, the I<sup>2</sup>C slave is disabled and the timing is compatible with I3C specifications

Figure 15. Only I3C active (INT1 pin connected to Vdd\_IO)



1. When the slave is I3C only, the I<sup>2</sup>C slave is always disabled. The address can be assigned using I3C SDR timing.

## 5.4 Master I<sup>2</sup>C interface

If the LSM6DSTX is configured in mode 2, a master I<sup>2</sup>C line is available. The master serial interface is mapped in the following dedicated pins.

**Table 16. Master I<sup>2</sup>C pin details**

Pin name	Pin description
MSCL	I <sup>2</sup> C serial clock master
MSDA	I <sup>2</sup> C serial data master
MDRDY	I <sup>2</sup> C master external synchronization signal

## 5.5 Auxiliary SPI interface

If the LSM6DSTX is configured in mode 3 or mode 4, the auxiliary SPI is available. The auxiliary SPI interface is mapped to the following dedicated pins.

**Table 17. Auxiliary SPI pin details**

Pin name	Pin description
OCS_Aux	Auxiliary SPI 3/4-wire enable
SDx	Auxiliary SPI 3/4-wire data input (SDI_Aux) and SPI 3-wire data output (SDO_Aux)
SCx	Auxiliary SPI 3/4-wire interface serial port clock
SDO_Aux	Auxiliary SPI 4-wire data output (SDO_Aux)

When the LSM6DSTX is configured in mode 3 or mode 4, the auxiliary SPI can be connected to a camera module for OIS/EIS support.

## 6 Functionality

### 6.1 Operating modes

In the LSM6DSTX, the accelerometer and the gyroscope can be turned on/off independently of each other and are allowed to have different ODRs and power modes.

The LSM6DSTX has three operating modes available:

- only accelerometer active and gyroscope in power-down
- only gyroscope active and accelerometer in power-down
- both accelerometer and gyroscope sensors active with independent ODR

The accelerometer is activated from power-down by writing ODR\_XL[3:0] in [CTRL1\\_XL \(10h\)](#) while the gyroscope is activated from power-down by writing ODR\_G[3:0] in [CTRL2\\_G \(11h\)](#). For combo mode, the ODRs are totally independent.

### 6.2 Accelerometer power modes

In the LSM6DSTX, the accelerometer can be configured in five different operating modes: power-down, ultralow-power, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the XL\_HM\_MODE bit in [CTRL6\\_C \(15h\)](#). If XL\_HM\_MODE is set to 0, high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz).

To enable the low-power and normal mode, the XL\_HM\_MODE bit has to be set to 1. Low-power mode is available for lower ODRs (1.6, 12.5, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz.

#### 6.2.1 Accelerometer ultralow-power mode

The LSM6DSTX can be configured in ultralow-power (ULP) mode by setting the XL\_ULP\_EN bit to 1 in the [CTRL5\\_C \(14h\)](#) register. This mode can be used in accelerometer-only mode (gyroscope sensor must be configured in power-down mode) and for ODR\_XL values between 1.6 Hz and 208 Hz.

When ULP mode is intended to be used, the bit XL\_HM\_MODE must be set to 0.

When ULP mode is switched ON/OFF, the accelerometer must be configured in power-down condition.

ULP mode cannot be used in mode 3 or mode 4 connection modes.

The embedded functions based on accelerometer data (free-fall, 6D/4D, tap, double-tap, wake-up, activity/inactivity, stationary/motion, step-counter, step-detection, significant motion, tilt) and the FIFO batching functionality are still supported when ULP mode is enabled.


### 6.3 Gyroscope power modes

In the LSM6DSTX, the gyroscope can be configured in four different operating modes: power-down, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the G\_HM\_MODE bit in [CTRL7\\_G \(16h\)](#). If G\_HM\_MODE is set to 0, high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz).

To enable the low-power and normal mode, the G\_HM\_MODE bit has to be set to 1. Low-power mode is available for lower ODRs (12.5, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz.

## 6.4 Block diagram of filters

Figure 16. Block diagram of filters



### 6.4.1 Block diagrams of the accelerometer filters

In the LSM6DSTX, the filtering chain for the accelerometer part is composed of the following:

- Analog filter (anti-aliasing)
- Digital filter (LPF1)
- Composite filter

Details of the block diagram appear in the following figure.

Figure 17. Accelerometer UI chain





Figure 18. Accelerometer composite filter




1. The cutoff value of the LPF1 output is ODR/2 when the accelerometer is in high-performance mode. This value is equal to 700 Hz when the accelerometer is in low-power or normal mode.

**Note:** Advanced functions include pedometer, step detector and step counter, significant motion detection, tilt functions, finite state machine and machine learning core.

The accelerometer filtering chain when mode 4 is enabled is illustrated in the following figure.

Figure 19. Accelerometer chain with mode 4 enabled



Note: Mode 4 is enabled when mode4\_EN = 1 and OIS\_EN\_SPI2 = 1 in UI\_CTRL1\_OIS (70h) / SPI2\_CTRL1\_OIS (70h).

The configuration of the accelerometer UI chain is not affected by enabling mode 4.

Accelerometer output values are available in the following registers with ODR at 6.66 kHz:

- UI\_OUTX\_L\_A\_OIS (50h) and UI\_OUTX\_H\_A\_OIS (51h) through UI\_OUTZ\_L\_A\_OIS (54h) and UI\_OUTZ\_H\_A\_OIS (55h)
- SPI2\_OUTX\_L\_A\_OIS (28h) and SPI2\_OUTX\_H\_A\_OIS (29h) through SPI2\_OUTZ\_L\_A\_OIS (2Ch) and SPI2\_OUTZ\_H\_A\_OIS (2Dh)


Accelerometer full-scale management between the UI chain and OIS chain depends on the setting of the XL\_FS\_MODE bit in register CTRL8\_XL (17h).

## 6.4.2 Block diagrams of the gyroscope filters

In the LSM6DSTX, the gyroscope filtering chain depends on the mode configuration:

1. Mode 1 (for user interface (UI) and electronic image stabilization (EIS) functionality over the primary interface) and mode 2

**Figure 20.** Gyroscope digital chain - mode 1 (UI/EIS) and mode 2



In this configuration, the gyroscope ODR is selectable from 12.5 Hz up to 6.66 kHz. A low-pass filter (LPF1) is available if the auxiliary SPI is disabled, for more details about the filter characteristics see [Table 61. Gyroscope LPF1 bandwidth selection](#).

The digital LPF2 filter cannot be configured by the user and its cutoff frequency depends on the selected gyroscope ODR, as indicated in the following table.


**Table 18. Gyroscope LPF2 bandwidth selection**

Gyroscope ODR [Hz]	LPF2 cutoff [Hz]
12.5	4.2
26	8.3
52	16.6
104	33.0
208	66.8
417	135.9
833	295.5
1667	1108.1
3333	1320.7
6667	1441.8

Data can be acquired from the output registers and FIFO over the primary I<sup>2</sup>C/I3C/SPI interface.

## 2. Mode 3 / mode 4 (for OIS and EIS functionality)

Figure 21. Gyroscope digital chain - mode 3 / mode 4 (OIS/EIS)



1. When mode3/4 is enabled, the LPF1 filter is not available in the gyroscope UI chain.
2. It is recommended to avoid using the LPF1 filter in mode1/2 when mode3/4 is intended to be used.
3. HP\_EN\_OIS can be used to select the HPF on the OIS path only if the HPF is not used in the UI chain. If both the HP\_EN\_G bit and HP\_EN\_OIS bit are set to 1, the HP filter is applied to the UI chain only.

The auxiliary interface needs to be enabled in [UI\\_CTRL1\\_OIS \(70h\)](#) / [SPI2\\_CTRL1\\_OIS \(70h\)](#).

In mode 3/4 configuration, there are two paths:

- the chain for user interface (UI) where the ODR is selectable from 12.5 Hz up to 6.66 kHz
- the chain for OIS/EIS where the ODR is at 6.66 kHz and the LPF1 is available. The LPF1 configuration depends on the setting of the FTYPE\_[1:0]\_OIS bit in register [UI\\_CTRL2\\_OIS \(71h\)](#) / [SPI2\\_CTRL2\\_OIS \(71h\)](#). For more details about the filter characteristics see [Table 170. Gyroscope OIS chain digital LPF1 filter bandwidth selection](#). Gyroscope output values are in registers 22h to 27h if read from the aux SPI or in registers 4Ah to 4Fh if read from the primary interface with the selected full scale (FS[1:0]\_G\_OIS bit in / [SPI2\\_CTRL1\\_OIS \(70h\)](#)).

## 6.5

### OIS

This paragraph describes OIS functionality and dedicated accelerometer-gyroscope DSP chain.

There is a dedicated gyroscope and accelerometer DSP for OIS.

Other features can be configured:

- Self-test on OIS side
- DEN on OIS side

#### 6.5.1

##### Enabling OIS functionality and connection schemes

There are three different ways in order to enable and configure OIS functionality:

- **Auxiliary SPI full-control:** enabling and configuration done from auxiliary SPI
- **Enabling primary interface:** enable from primary interface, configuration from auxiliary SPI
- **Primary interface full-control:** enabling and configuration done from primary interface

The configurations that allow selecting these three different options are done using the OIS\_CTRL\_FROM\_UI bit in [FUNC\\_CFG\\_ACCESS \(01h\)](#) and the OIS\_ON\_EN bit in [CTRL7\\_G \(16h\)](#) as described in the following table.

**Table 19. OIS configurations**

OIS_CTRL_FROM_UI	OIS_ON_EN	OIS configuration option
0	0	Auxiliary SPI full control
0	1	Enabling primary interface
1	x	Primary interface full control

### 6.5.1.1 Auxiliary SPI full control

This is the default condition of the device. The camera module is completely independent from the application processor as shown in Figure 22.

The auxiliary SPI can configure OIS functionality through SPI2\_INT\_OIS (6Fh), SPI2\_CTRL1\_OIS (70h), SPI2\_CTRL2\_OIS (71h), SPI2\_CTRL3\_OIS (72h).


Reading from the auxiliary SPI is enabled only when the OIS\_EN\_SPI2 bit in the SPI2\_CTRL1\_OIS (70h) register is set to 1. This bit also turns on the gyroscope OIS chain.

The primary interface can access the OIS control registers (UI\_INT\_OIS (6Fh), UI\_CTRL1\_OIS (70h), UI\_CTRL2\_OIS (71h), UI\_CTRL3\_OIS (72h)) in read mode.

Note:

*If accelerometer ultralow-power mode is intended to be used on the primary chain, it is recommended to use the primary IF enabling option instead, in order to make sure that the device is set in power-down (from ULP mode) before enabling the OIS chain.*

Figure 22. Auxiliary SPI full control (a) and enabling primary interface (b)



### 6.5.1.2 Enabling the primary interface

This option allows the application processor to enable/disable the OIS functionality from the primary interface. An example of this option is shown in [Figure 22](#).

In order to enable/disable the OIS chain from the primary interface, the OIS\_ON\_EN bit in the CTRL7\_G (16h) register must be set to 1 from the primary interface.

Then, enabling OIS functionalities and reading from the Auxiliary SPI can be done from the primary interface by setting the OIS\_ON bit in [CTRL7\\_G \(16h\)](#) to 1. This bit also turns on the gyroscope OIS chain.

The configuration of the OIS functionalities must be implemented from the auxiliary SPI through the [SPI2\\_INT\\_OIS \(6Fh\)](#), [SPI2\\_CTRL1\\_OIS \(70h\)](#), [SPI2\\_CTRL2\\_OIS \(71h\)](#), and [SPI2\\_CTRL3\\_OIS \(72h\)](#) registers. The camera module can verify that the AP has enabled the LSM6DSTX OIS chain by reading the [SPI2\\_WHO\\_AM\\_I \(0Fh\)](#) register. The bit OIS\_EN\_SPI2 is kept under reset.

The primary interface can access the OIS control registers ([UI\\_INT\\_OIS \(6Fh\)](#), [UI\\_CTRL1\\_OIS \(70h\)](#), [UI\\_CTRL2\\_OIS \(71h\)](#), [UI\\_CTRL3\\_OIS \(72h\)](#)) in read mode.

**Note:** *If the accelerometer ultralow-power mode is active when activation of the OIS is required, the device must be set in power-down mode before enabling the OIS chain.*


**Note:** *The OIS\_ON\_EN bit is reset from the software reset procedure.*

### 6.5.1.3 Primary interface full control

This option allows the application processor to configure all OIS functionalities from the primary interface. This option allows using embedded OIS data for both the main and front camera, connecting them to the application processor (eventually adding a context hub) as shown in Figure 23. The AP can also do some processing on the data before sending them to the cameras.

In order to place the device in this mode, the OIS\_CTRL\_FROM\_UI bit in the FUNC\_CFG\_ACCESS (01h) register must be set to 1 from the primary interface.

**Figure 23. OIS primary interface full-control**



Then, the AP can configure OIS functionalities through `UI_INT_OIS` (6Fh), `UI_CTRL1_OIS` (70h), `UI_CTRL2_OIS` (71h), `UI_CTRL3_OIS` (72h).

The `OIS_EN_SPI2` bit in the `UI_CTRL1_OIS` (70h) register enables the gyroscope OIS chain.

Reading from the auxiliary SPI can be enabled by setting the `SPI2_READ_EN` bit in the `UI_INT_OIS` (6Fh) register to 1 in order to directly read OIS data (as shown in Figure 23 (b)). The auxiliary SPI can access the `SPI2_INT_OIS` (6Fh), `SPI2_CTRL1_OIS` (70h), `SPI2_CTRL2_OIS` (71h), and `SPI2_CTRL3_OIS` (72h) registers in read-only mode.

**Note:** If the accelerometer ultralow-power mode is active when activation of the OIS is required, the device must be set in power-down mode before enabling the OIS chain.

**Note:** The `OIS_CTRL_FROM_UI` bit is reset from the software reset procedure.

## 6.6

### FIFO

The presence of a FIFO allows consistent power saving for the system since the host processor does not need continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.

The LSM6DSTX embeds 3 KB of data in FIFO (up to 9 KB with the compression feature enabled) to store the following data:

- Gyroscope
- Accelerometer
- External sensors (up to 4)
- Step counter
- Timestamp
- Temperature
- 

Writing data in the FIFO can be configured to be triggered by the:

- Accelerometer / gyroscope data-ready signal
- Sensor hub data-ready signal
- Step detection signal

The applications have maximum flexibility in choosing the rate of batching for physical sensors with FIFO-dedicated configurations: accelerometer, gyroscope and temperature sensor batch rates can be selected by the user. External sensor writing in FIFO can be triggered by the accelerometer data-ready signal or by an external sensor interrupt. The step counter can be stored in FIFO with associated timestamp each time a step is detected. It is possible to select decimation for timestamp batching in FIFO with a factor of 1, 8, or 32.

The reconstruction of a FIFO stream is a simple task thanks to the FIFO\_DATA\_OUT\_TAG byte that allows recognizing the meaning of a word in FIFO.

FIFO allows correct reconstruction of the timestamp information for each sensor stored in FIFO. If a change in the ODR or BDR (batch data rate) configuration is performed, the application can correctly reconstruct the timestamp and know exactly when the change was applied without disabling FIFO batching. FIFO stores information of the new configuration and timestamp in which the change was applied in the device.

Finally, FIFO embeds a compression algorithm that the user can enable in order to have up to 9 KB data stored in FIFO and take advantage of interface communication length for FIFO flushing and communication power consumption.

The programmable FIFO watermark threshold can be set in [FIFO\\_CTRL1 \(07h\)](#) and [FIFO\\_CTRL2 \(08h\)](#) using the WTM[8:0] bits. To monitor the FIFO status, dedicated registers ([FIFO\\_STATUS1 \(3Ah\)](#), [FIFO\\_STATUS2 \(3Bh\)](#)) can be read to detect FIFO overrun events, FIFO full status, FIFO empty status, FIFO watermark status and the number of unread samples stored in the FIFO. To generate dedicated interrupts on the INT1 and INT2 pins of these status events, the configuration can be set in [INT1\\_CTRL \(0Dh\)](#) and [INT2\\_CTRL \(0Eh\)](#).

The FIFO buffer can be configured according to six different modes:

- Bypass mode
- FIFO mode
- Continuous mode
- Continuous-to-FIFO mode
- Bypass-to-continuous mode
- Bypass-to-FIFO mode

Each mode is selected by the FIFO\_MODE\_[2:0] bits in the [FIFO\\_CTRL4 \(0Ah\)](#) register.

#### 6.6.1

##### Bypass mode

In bypass mode ([FIFO\\_CTRL4 \(0Ah\)](#)(FIFO\_MODE\_[2:0] = 000), the FIFO is not operational and it remains empty. Bypass mode is also used to reset the FIFO when in FIFO mode.

## 6.6.2 FIFO mode

In FIFO mode ([FIFO\\_CTRL4 \(0Ah\)](#)([FIFO\\_MODE\\_\[2:0\]](#) = 001) data from the output channels are stored in the FIFO until it is full.

To reset FIFO content, bypass mode should be selected by writing [FIFO\\_CTRL4 \(0Ah\)](#)([FIFO\\_MODE\\_\[2:0\]](#)) to 000. After this reset command, it is possible to restart FIFO mode by writing [FIFO\\_CTRL4 \(0Ah\)](#)([FIFO\\_MODE\\_\[2:0\]](#)) to 001.

The FIFO buffer memorizes up to 9 KB of data (with compression enabled) but the depth of the FIFO can be resized by setting the WTM[8:0] bits in [FIFO\\_CTRL1 \(07h\)](#) and [FIFO\\_CTRL2 \(08h\)](#). If the STOP\_ON\_WTM bit in [FIFO\\_CTRL2 \(08h\)](#) is set to 1, FIFO depth is limited up to the WTM[8:0] bits in [FIFO\\_CTRL1 \(07h\)](#) and [FIFO\\_CTRL2 \(08h\)](#).

## 6.6.3 Continuous mode

Continuous mode ([FIFO\\_CTRL4 \(0Ah\)](#)([FIFO\\_MODE\\_\[2:0\]](#) = 110) provides a continuous FIFO update: as new data arrives, the older data is discarded.

A FIFO threshold flag [FIFO\\_STATUS2 \(3Bh\)](#)([FIFO\\_WTM\\_IA](#)) is asserted when the number of unread samples in FIFO is greater than or equal to [FIFO\\_CTRL1 \(07h\)](#) and [FIFO\\_CTRL2 \(08h\)](#)(WTM[8:0]).

It is possible to route the [FIFO\\_WTM\\_IA](#) flag to the INT1 pin by writing in register [INT1\\_CTRL \(0Dh\)](#)([INT1\\_FIFO\\_TH](#)) = 1 or to the INT2 pin by writing in register [INT2\\_CTRL \(0Eh\)](#)([INT2\\_FIFO\\_TH](#)) = 1.

A full-flag interrupt can be enabled, [INT1\\_CTRL \(0Dh\)](#)([INT1\\_FIFO\\_FULL](#)) = 1 or [INT2\\_CTRL \(0Eh\)](#)([INT2\\_FIFO\\_FULL](#)) = 1, in order to indicate FIFO saturation and eventually read its content all at once.

If an overrun occurs, at least one of the oldest samples in FIFO has been overwritten and the [FIFO\\_OVR\\_IA](#) flag in [FIFO\\_STATUS2 \(3Bh\)](#) is asserted.

In order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of unread samples available in [Section 9.39](#) and [FIFO\\_STATUS2 \(3Bh\)](#)([DIFF\\_FIFO\\_\[9:0\]](#)).

## 6.6.4 Continuous-to-FIFO mode

In continuous-to-FIFO mode ([FIFO\\_CTRL4 \(0Ah\)](#)([FIFO\\_MODE\\_\[2:0\]](#) = 011), FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

When the selected trigger bit is equal to 1, FIFO operates in FIFO mode.

When the selected trigger bit is equal to 0, FIFO operates in continuous mode.

## 6.6.5 Bypass-to-continuous mode

In bypass-to-continuous mode ([FIFO\\_CTRL4 \(0Ah\)](#)([FIFO\\_MODE\\_\[2:0\]](#) = 100), data measurement storage inside FIFO operates in continuous mode when selected triggers are equal to 1, otherwise FIFO content is reset (bypass mode).

FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

## 6.6.6 Bypass-to-FIFO mode

In bypass-to-FIFO mode ([FIFO\\_CTRL4 \(0Ah\)](#)([FIFO\\_MODE\\_\[2:0\]](#) = 111), data measurement storage inside FIFO operates in FIFO mode when selected triggers are equal to 1, otherwise FIFO content is reset (bypass mode).

FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

## 6.6.7 FIFO reading procedure

The data stored in FIFO are accessible from dedicated registers and each FIFO word is composed of 7 bytes: one tag byte ([FIFO\\_DATA\\_OUT\\_TAG \(78h\)](#), in order to identify the sensor, and 6 bytes of fixed data ([FIFO\\_DATA\\_OUT](#) registers from (79h) to (7Eh)).

The DIFF\_FIFO\_[9:0] field in the [FIFO\\_STATUS1 \(3Ah\)](#) and [FIFO\\_STATUS2 \(3Bh\)](#) registers contains the number of words (1 byte TAG + 6 bytes DATA) collected in FIFO.

In addition, it is possible to configure a counter of the batch events of accelerometer or gyroscope sensors. The flag COUNTER\_BDR\_IA in [FIFO\\_STATUS2 \(3Bh\)](#) alerts that the counter reaches a selectable threshold (CNT\_BDR\_TH\_[10:0] field in [COUNTER\\_BDR\\_REG1 \(0Bh\)](#) and [COUNTER\\_BDR\\_REG2 \(0Ch\)](#)). This allows triggering the reading of FIFO with the desired latency of one single sensor. The sensor is selectable using the TRIG\_COUNTER\_BDR bit in [COUNTER\\_BDR\\_REG1 \(0Bh\)](#). As for the other FIFO status events, the flag COUNTER\_BDR\_IA can be routed to the INT1 or INT2 pins by asserting the corresponding bits (INT1\_CNT\_BDR of [INT1\\_CTRL \(0Dh\)](#) and INT2\_CNT\_BDR of [INT2\\_CTRL \(0Eh\)](#)).


In order to maximize the amount of accelerometer and gyroscope data in FIFO, the user can enable the compression algorithm by setting to 1 both the FIFO\_COMPR\_EN bit in [EMB\\_FUNC\\_EN\\_B \(05h\)](#) (embedded functions registers bank) and the FIFO\_COMPR\_RT\_EN bit in [FIFO\\_CTRL2 \(08h\)](#). When compression is enabled, it is also possible to force writing non-compressed data at a selectable rate using the UNCOPTR\_RATE\_[1:0] field in [FIFO\\_CTRL2 \(08h\)](#).

Meta information about accelerometer and gyroscope sensor configuration changes can be managed by enabling the ODR\_CHG\_EN bit in [FIFO\\_CTRL2 \(08h\)](#).

## 7 Application hints

### 7.1 LSM6DSTX electrical connections in mode 1

Figure 24. LSM6DSTX electrical connections in mode 1



1. Leave pin electrically unconnected and soldered to PCB.


The device core is supplied through the Vdd line. Power supply decoupling capacitors ( $C_1, C_2 = 100 \text{ nF}$  ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I<sup>2</sup>C/MIPI I3C<sup>SM</sup> interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I<sup>2</sup>C/MIPI I3C<sup>SM</sup> interface.

## 7.2 LSM6DSTX electrical connections in mode 2

Figure 25. LSM6DSTX electrical connections in mode 2



- Leave pin electrically unconnected and soldered to PCB.

The device core is supplied through the Vdd line. Power supply decoupling capacitors ( $C_1, C_2 = 100 \text{ nF}$  ceramic) should be placed as near as possible to the supply pin of the device (common design practice).


The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I<sup>2</sup>C/MIPI I3C<sup>SM</sup> primary interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I<sup>2</sup>C/MIPI I3C<sup>SM</sup> primary interface.

## 7.3

### LSM6DSTX electrical connections in mode 3 and mode 4

Figure 26. LSM6DSTX electrical connections in Mode 3 and Mode 4 (auxiliary 3/4-wire SPI)



- Leave pin electrically unconnected and soldered to PCB.

Note:

When mode 3 and 4 are used, the pull-up on pins 10 and 11 can be disabled (refer to Table 20. Internal pin status). To avoid leakage current, it is recommended to not leave the SPI lines floating (also when the OIS system is off).

The device core is supplied through the Vdd line. Power supply decoupling capacitors ( $C_1, C_2 = 100 \text{ nF}$  ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device is selectable and accessible through the SPI/I<sup>2</sup>C/I<sup>3</sup>C primary interface.

Measured acceleration/angular rate data is selectable and accessible through the SPI/I<sup>2</sup>C/MIPI I3C<sup>SM</sup> primary interface and auxiliary SPI.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I<sup>2</sup>C/MIPI I3C<sup>SM</sup> interface.



Table 20. Internal pin status

Pin #	Name	Mode 1 function	Mode 2 function	Mode 3 / mode 4 function	Pin status mode 1	Pin status mode 2	Pin status mode 3/4 <sup>(1)</sup>
1	SDO	SPI 4-wire interface serial data output (SDO)	SPI 4-wire interface serial data output (SDO)	SPI 4-wire interface serial data output (SDO)			
	SA0	I <sup>2</sup> C least significant bit of the device address (SA0) MIPI I3C <sup>SM</sup> least significant bit of the static address (SA0)	I <sup>2</sup> C least significant bit of the device address (SA0) MIPI I3C <sup>SM</sup> least significant bit of the static address (SA0)	I <sup>2</sup> C least significant bit of the device address (SA0) MIPI I3C <sup>SM</sup> least significant bit of the static address (SA0)	Default: input without pull-up. Pull-up is enabled if bit SDO_PU_EN = 1 in PIN_CTRL (02h).	Default: input without pull-up. Pull-up is enabled if bit SDO_PU_EN = 1 in PIN_CTRL (02h).	Default: input without pull-up. Pull-up is enabled if bit SDO_PU_EN = 1 in PIN_CTRL (02h).
2	SDx	Connect to Vdd_IO or GND	I <sup>2</sup> C serial data master (MSDA)	Auxiliary SPI 3/4-wire interface serial data input (SDI) and SPI 3-wire serial data output (SDO)	Default: input without pull-up. Pull-up is enabled if bit SHUB_PU_EN = 1 in MASTER_CONFIG (14h) in sensor hub registers (see Note to enable pull-up).	Default: input without pull-up. Pull-up is enabled if bit SHUB_PU_EN = 1 in MASTER_CONFIG (14h) in sensor hub registers (see Note to enable pull-up).	Default: input without pull-up. Pull-up is enabled if bit SHUB_PU_EN = 1 in MASTER_CONFIG (14h) in sensor hub registers (see Note to enable pull-up).
3	SCx	Connect to Vdd_IO or GND	I <sup>2</sup> C serial clock master (MSCL)	Auxiliary SPI 3/4-wire interface serial port clock (SPC_Aux)	Default: input without pull-up. Pull-up is enabled if bit SHUB_PU_EN = 1 in MASTER_CONFIG (14h) in sensor hub registers (see Note to enable pull-up).	Default: input without pull-up. Pull-up is enabled if bit SHUB_PU_EN = 1 in MASTER_CONFIG (14h) in sensor hub registers (see Note to enable pull-up).	Default: input without pull-up. Pull-up is enabled if bit SHUB_PU_EN = 1 in MASTER_CONFIG (14h) in sensor hub registers (see Note to enable pull-up).
4	INT1	Programmable interrupt 1 / If device is used as MIPI I3C <sup>SM</sup> pure slave, this pin must be set to 1.	Programmable interrupt 1 / If device is used as MIPI I3C <sup>SM</sup> pure slave, this pin must be set to 1.	Programmable interrupt 1 / If device is used as MIPI I3C <sup>SM</sup> pure slave, this pin must be set to 1.	Default: input with pull-down <sup>(2)</sup>	Default: input with pull-down <sup>(2)</sup>	Default: input with pull-down <sup>(2)</sup>
5	Vdd_IO	Power supply for I/O pins	Power supply for I/O pins	Power supply for I/O pins			
6	GND	0 V supply	0 V supply	0 V supply			
7	GND	0 V supply	0 V supply	0 V supply			
8	Vdd	Power supply	Power supply	Power supply			
9	INT2	Programmable interrupt 2 (INT2) / Data enabled (DEN)	Programmable interrupt 2 (INT2) / Data enabled (DEN) / I <sup>2</sup> C master external synchronization signal (MDRDY)	Programmable interrupt 2 (INT2) / Data enabled (DEN)	Default: output forced to ground	Default: output forced to ground	Default: output forced to ground



Pin #	Name	Mode 1 function	Mode 2 function	Mode 3 / mode 4 function	Pin status mode 1	Pin status mode 2	Pin status mode 3/4 <sup>(1)</sup>
10	OCS_Aux	Leave unconnected	Leave unconnected	Auxiliary SPI 3/4-wire interface enabled	Default: input with pull-up. Pull-up is disabled if bit OIS_PU_DIS = 1 in PIN_CTRL (02h).	Default: input with pull-up. Pull-up is disabled if bit OIS_PU_DIS = 1 in PIN_CTRL (02h).	Default: input without pull-up (regardless of the value of bit OIS_PU_DIS in PIN_CTRL (02h))
11	SDO_Aux	Connect to Vdd_IO or leave unconnected	Connect to Vdd_IO or leave unconnected	Auxiliary SPI 3-wire interface: leave unconnected / Auxiliary SPI 4-wire interface: serial data output (SDO_Aux)	Default: input with pull-up. Pull-up is disabled if bit OIS_PU_DIS = 1 in PIN_CTRL (02h).	Default: input with pull-up. Pull-up is disabled if bit OIS_PU_DIS = 1 in PIN_CTRL (02h).	Default: input without pull-up. Pull-up is enabled if bit SIM_OIS = 1 (Aux_SPI 3-wire) in UI_CTRL1_OIS (70h) and bit OIS_PU_DIS = 0 in PIN_CTRL (02h).
12	CS	I <sup>2</sup> C/SPI mode selection (1:SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)	I <sup>2</sup> C/SPI mode selection (1:SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)	I <sup>2</sup> C/SPI mode selection (1:SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)	Default: input with pull-up. Pull-up is disabled if bit I2C_disable = 1 in CTRL4_C (13h) and I3C_disable = 1 in CTRL9_XL (18h).	Default: input with pull-up. Pull-up is disabled if bit I2C_disable = 1 in CTRL4_C (13h) and I3C_disable = 1 in CTRL9_XL (18h).	Default: input with pull-up. Pull-up is disabled if bit I2C_disable = 1 in CTRL4_C (13h) and I3C_disable = 1 in CTRL9_XL (18h).
13	SCL	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial clock (SCL) / SPI serial port clock (SPC)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial clock (SCL) / SPI serial port clock (SPC)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial clock (SCL) / SPI serial port clock (SPC)	Default: input without pull-up	Default: input without pull-up	Default: input without pull-up
14	SDA	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	I <sup>2</sup> C/MIPI I3C <sup>SM</sup> serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	Default: input without pull-up	Default: input without pull-up	Default: input without pull-up

1. Mode 3 is enabled when the OIS\_EN\_SPI2 bit in the UI\_CTRL1\_OIS (70h) / SPI2\_CTRL1\_OIS (70h) registers is set to 1. Mode 4 is enabled when both the OIS\_EN\_SPI2 bit and the Mode4\_EN bit in the UI\_CTRL1\_OIS (70h) / SPI2\_CTRL1\_OIS (70h) registers are set to 1.

2. INT1 must be set to 0 or left unconnected during power-on if the I<sup>2</sup>C/SPI interfaces are used.

Internal pull-up value is from 30 kΩ to 50 kΩ, depending on Vdd\_IO.

Note:

The procedure to enable the pull-up on pins 2 and 3 is as follows:

1. From the primary I<sup>2</sup>C/I<sup>3</sup>C/SPI interface : write 40h in register at address 01h (enable access to the sensor hub registers)
2. From the primary I<sup>2</sup>C/I<sup>3</sup>C/SPI interface : write 08h in register at address 14h (enable the pull-up on pins 2 and 3)
3. From the primary I<sup>2</sup>C/I<sup>3</sup>C/SPI interface : write 00h in register at address 01h (disable access to the sensor hub registers)

## 8 Register mapping

The table below provides a list of the 8/16-bit registers embedded in the device and the corresponding addresses. All these registers are accessible from the primary SPI/I<sup>2</sup>C/MIPI I3C<sup>SM</sup> interface only.

Table 21. Registers address map

Name	Type	Register address		Default	Comment
		Hex	Binary		
FUNC_CFG_ACCESS	RW	01	00000001	00000000	
PIN_CTRL	RW	02	00000010	00111111	
RESERVED	-	03-06			
FIFO_CTRL1	RW	07	00000111	00000000	
FIFO_CTRL2	RW	08	00001000	00000000	
FIFO_CTRL3	RW	09	00001001	00000000	
FIFO_CTRL4	RW	0A	00001010	00000000	
COUNTER_BDR_REG1	RW	0B	00001011	00000000	
COUNTER_BDR_REG2	RW	0C	00001100	00000000	
INT1_CTRL	RW	0D	00001101	00000000	
INT2_CTRL	RW	0E	00001110	00000000	
WHO_AM_I	R	0F	00001111	01101101	R (SPI2)
CTRL1_XL	RW	10	00010000	00000000	R (SPI2)
CTRL2_G	RW	11	00010001	00000000	R (SPI2)
CTRL3_C	RW	12	00010010	00000100	R (SPI2)
CTRL4_C	RW	13	00010011	00000000	R (SPI2)
CTRL5_C	RW	14	00010100	00000000	R (SPI2)
CTRL6_C	RW	15	00010101	00000000	R (SPI2)
CTRL7_G	RW	16	00010110	00000000	R (SPI2)
CTRL8_XL	RW	17	00010111	00000000	R (SPI2)
CTRL9_XL	RW	18	00011000	11100000	R (SPI2)
CTRL10_C	RW	19	00011001	00000000	R (SPI2)
ALL_INT_SRC	R	1A	00011010	output	
WAKE_UP_SRC	R	1B	00011011	output	
TAP_SRC	R	1C	00011100	output	
D6D_SRC	R	1D	00011101	output	
STATUS_REG	R	1E	00011110	output	
RESERVED	-	1F			
OUT_TEMP_L	R	20	00100000	output	
OUT_TEMP_H	R	21	00100001	output	
OUTX_L_G	R	22	00100010	output	
OUTX_H_G	R	23	00100011	output	
OUTY_L_G	R	24	00100100	output	
OUTY_H_G	R	25	00100101	output	

Name	Type	Register address		Default	Comment
		Hex	Binary		
OUTZ_L_G	R	26	00100110	output	
OUTZ_H_G	R	27	00100111	output	
OUTX_L_A	R	28	00101000	output	
OUTX_H_A	R	29	00101001	output	
OUTY_L_A	R	2A	00101010	output	
OUTY_H_A	R	2B	00101011	output	
OUTZ_L_A	R	2C	00101100	output	
OUTZ_H_A	R	2D	00101101	output	
RESERVED	-	2E-34			
EMB_FUNC_STATUS_MAINPAGE	R	35	00110101	output	
FSM_STATUS_A_MAINPAGE	R	36	00110110	output	
FSM_STATUS_B_MAINPAGE	R	37	00110111	output	
MLC_STATUS_MAINPAGE	R	38	00111000	output	
STATUS_MASTER_MAINPAGE	R	39	00111001	output	
FIFO_STATUS1	R	3A	00111010	output	
FIFO_STATUS2	R	3B	00111011	output	
RESERVED	-	3C-3F			
TIMESTAMP0	R	40	01000000	output	R (SPI2)
TIMESTAMP1	R	41	01000001	output	R (SPI2)
TIMESTAMP2	R	42	01000010	output	R (SPI2)
TIMESTAMP3	R	43	01000011	output	R (SPI2)
RESERVED	-	44-48			
UI_STATUS_REG_OIS	R	49	01001001	output	
UI_OUTX_L_G_OIS	R	4A	01001010	output	
UI_OUTX_H_G_OIS	R	4B	01001011	output	
UI_OUTY_L_G_OIS	R	4C	01001100	output	
UI_OUTY_H_G_OIS	R	4D	01001101	output	
UI_OUTZ_L_G_OIS	R	4E	01001110	output	
UI_OUTZ_H_G_OIS	R	4F	01001111	output	
UI_OUTX_L_A_OIS	R	50	01010000	output	
UI_OUTX_H_A_OIS	R	51	01010001	output	
UI_OUTY_L_A_OIS	R	52	01010010	output	
UI_OUTY_H_A_OIS	R	53	01010011	output	
UI_OUTZ_L_A_OIS	R	54	01010100	output	
UI_OUTZ_H_A_OIS	R	55	01010101	output	
TAP_CFG0	RW	56	01010110	00000000	
TAP_CFG1	RW	57	01010111	00000000	
TAP_CFG2	RW	58	01011000	00000000	
TAP_THS_6D	RW	59	01011001	00000000	
INT_DUR2	RW	5A	01011010	00000000	

Name	Type	Register address		Default	Comment
		Hex	Binary		
WAKE_UP_THS	RW	5B	01011011	00000000	
WAKE_UP_DUR	RW	5C	01011100	00000000	
FREE_FALL	RW	5D	01011101	00000000	
MD1_CFG	RW	5E	01011110	00000000	
MD2_CFG	RW	5F	01011111	00000000	
RESERVED	-	60-61			
I3C_BUS_AVB	RW	62	01100010	00000000	
INTERNAL_FREQ_FINE	R	63	01100011	output	
RESERVED	-	64-6E			
UI_INT_OIS	R (SPI2 full control mode) RW (primary IF full-control mode)		6F	01101111	00000000
UI_CTRL1_OIS	R (SPI2 full control mode) RW (primary IF full-control mode)		70	01110000	00000000
UI_CTRL2_OIS	R (SPI2 full control mode) RW (primary IF full-control mode)		71	01110001	00000000
UI_CTRL3_OIS	R (SPI2 full control mode) RW (primary IF full-control mode)		72	01110010	00000000
X_OFs_USR	RW	73	01110011	00000000	
Y_OFs_USR	RW	74	01110100	00000000	
Z_OFs_USR	RW	75	01110101	00000000	
RESERVED	-	76-77			
FIFO_DATA_OUT_TAG	R	78	01111000	output	
FIFO_DATA_OUT_X_L	R	79	01111001	output	
FIFO_DATA_OUT_X_H	R	7A	01111010	output	
FIFO_DATA_OUT_Y_L	R	7B	01111011	output	
FIFO_DATA_OUT_Y_H	R	7C	01111100	output	
FIFO_DATA_OUT_Z_L	R	7D	01111101	output	
FIFO_DATA_OUT_Z_H	R	7E	01111110	output	

Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

## 9 Register description

The device contains a set of registers which are used to control its behavior and to retrieve linear acceleration, angular rate and temperature data. The register addresses, made up of 7 bits, are used to identify them and to write the data through the serial interface.

### 9.1 FUNC\_CFG\_ACCESS (01h)

Enable embedded functions (R/W)

Table 22. FUNC\_CFG\_ACCESS register

FUNC_CFG_ACCESS	SHUB_REG_ACCESS	0 <sup>(1)</sup>	0 <sup>(1)</sup>	ODR_1kHz	0 <sup>(1)</sup>	0 <sup>(1)</sup>	OIS_CTRL_FROM_UI
-----------------	-----------------	------------------	------------------	----------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 23. FUNC\_CFG\_ACCESS register description

FUNC_CFG_ACCESS	Enables access to the embedded functions configuration registers. Default value: 0
SHUB_REG_ACCESS	Enables access to the sensor hub (I <sup>2</sup> C master) registers. Default value: 0
ODR_1kHz	<p>Enables ODR @ 1 kHz. To enable this function, follow these steps:</p> <ol style="list-style-type: none"><li>1. Set ODR_1kHz to 1</li><li>2. Set ODR_XL [3:0] to 0111 in CTRL1_XL (10h)</li><li>3. Set ODR_G [3:0] to 0111 in CTRL2_G (11h)</li></ol> <p>To disable this function, follow these steps:</p> <ol style="list-style-type: none"><li>1. Set ODR_XL [3:0] to 0000 in CTRL1_XL (10h)</li><li>2. Set ODR_G [3:0] to 0000 in CTRL2_G (11h)</li><li>3. Set ODR_1kHz to 0</li></ol>
OIS_CTRL_FROM_UI	<p>Enables the full control from the primary interface of the OIS configurations. Default value: 0</p> <p>(0: OIS chain full control from primary interface disabled; 1: OIS chain full control from primary interface enabled)</p>

1. Details concerning the embedded functions configuration registers are available in [Section 12 Embedded functions register mapping](#) and [Section 13 Embedded functions register description](#).
2. Details concerning the sensor hub registers are available in [Section 16 Sensor hub register mapping](#) and [Section 17 Sensor hub register description](#).
3. This ODR is available only in combo mode.

## 9.2

### PIN\_CTRL (02h)

Enable/disable pull-up for SDO, OCS\_AUX, SDO\_AUX pins register (R/W)

**Table 24. PIN\_CTRL register**

OIS_PU_DIS	SDO_PU_EN	1 <sup>(1)</sup>					
------------	-----------	------------------	------------------	------------------	------------------	------------------	------------------

1. This bit must be set to 1 for the correct operation of the device.

**Table 25. PIN\_CTRL register description**

OIS_PU_DIS	Disables pull-up on both OCS_Aux and SDO_Aux pins. Default value: 0 (0: OCS_Aux and SDO_Aux pins with pull-up; 1: OCS_Aux and SDO_Aux pins pull-up disconnected)
SDO_PU_EN	Enables pull-up on SDO pin (0: SDO pin pull-up disconnected (default); 1: SDO pin with pull-up)

## 9.3

### FIFO\_CTRL1 (07h)

FIFO control register 1 (R/W)

**Table 26. FIFO\_CTRL1 register**

WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0
------	------	------	------	------	------	------	------

**Table 27. FIFO\_CTRL1 register description**

WTM[7:0]	FIFO watermark threshold, in conjunction with WTM8 in FIFO_CTRL2 (08h) 1 LSB = 1 sensor (6 bytes) + TAG (1 byte) written in FIFO Watermark flag rises when the number of bytes written in the FIFO is greater than or equal to the threshold level.
----------	---

## 9.4 FIFO\_CTRL2 (08h)

FIFO control register 2 (R/W)

**Table 28. FIFO\_CTRL2 register**

STOP_ON_WTM	FIFO_COMPR_RT_EN	0 <sup>(1)</sup>	ODRCHG_EN	0 <sup>(1)</sup>	UNCOPTR_RATE_1	UNCOPTR_RATE_0	WTM8
-------------	------------------	------------------	-----------	------------------	----------------	----------------	------

1. This bit must be set to 0 for the correct operation of the device.

**Table 29. FIFO\_CTRL2 register description**

STOP_ON_WTM	Sensing chain FIFO stop values memorization at threshold level (0: FIFO depth is not limited (default); 1: FIFO depth is limited to threshold level, defined in <a href="#">FIFO_CTRL1 (07h)</a> and <a href="#">FIFO_CTRL2 (08h)</a> )
FIFO_COMPR_RT_EN	Enables/disables compression algorithm runtime
ODRCHG_EN	Enables ODR CHANGE virtual sensor to be batched in FIFO
UNCOPTR_RATE_[1:0]	This field configures the compression algorithm to write non-compressed data at each rate. (0: non-compressed data writing is not forced; 1: non-compressed data every 8 batch data rate; 2: non-compressed data every 16 batch data rate; 3: non-compressed data every 32 batch data rate)
WTM8	FIFO watermark threshold, in conjunction with WTM_FIFO[7:0] in FIFO_CTRL1 (07h) 1 LSB = 1 sensor (6 bytes) + TAG (1 byte) written in FIFO Watermark flag rises when the number of bytes written in the FIFO is greater than or equal to the threshold level.

1. This bit is active if the FIFO\_COMPR\_EN bit of [EMB\\_FUNC\\_EN\\_B \(05h\)](#) is set to 1.

## 9.5 FIFO\_CTRL3 (09h)

FIFO control register 3 (R/W)

**Table 30. FIFO\_CTRL3 register**

BDR_GY_3	BDR_GY_2	BDR_GY_1	BDR_GY_0	BDR_XL_3	BDR_XL_2	BDR_XL_1	BDR_XL_0
----------	----------	----------	----------	----------	----------	----------	----------

**Table 31. FIFO\_CTRL3 register description**

BDR_GY_[3:0]	Selects batch data rate (write frequency in FIFO) for gyroscope data (0000: gyroscope not batched in FIFO (default); 0001: 12.5 Hz; 0010: 26 Hz; 0011: 52 Hz; 0100: 104 Hz; 0101: 208 Hz; 0110: 417 Hz; 0111: 833 Hz; 1000: 1667 Hz; 1001: 3333 Hz; 1010: 6667 Hz; 1011: 6.5 Hz; 1100-1111: reserved)
BDR_XL_[3:0]	Selects batch data rate (write frequency in FIFO) for accelerometer data (0000: accelerometer not batched in FIFO (default); 0001: 12.5 Hz; 0010: 26 Hz; 0011: 52 Hz; 0100: 104 Hz; 0101: 208 Hz; 0110: 417 Hz; 0111: 833 Hz; 1000: 1667 Hz; 1001: 3333 Hz; 1010: 6667 Hz; 1011: 1.6 Hz; 1100-1111: reserved)

## 9.6 FIFO\_CTRL4 (0Ah)

FIFO control register 4 (R/W)

**Table 32. FIFO\_CTRL4 register**

DEC_TS_BATCH_1	DEC_TS_BATCH_0	ODR_T_BATCH_1	ODR_T_BATCH_0	0 <sup>(1)</sup>	FIFO_MODE2	FIFO_MODE1	FIFO_MODE0
----------------	----------------	---------------	---------------	------------------	------------	------------	------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 33. FIFO\_CTRL4 register description**

DEC_TS_BATCH_[1:0]	Selects decimation for timestamp batching in FIFO. The write rate is the maximum rate between the accelerometer and gyroscope BDR divided by decimation decoder. (00: Timestamp not batched in FIFO (default); 01: decimation 1: max(BDR_XL[Hz],BDR_GY[Hz]) [Hz]; 10: decimation 8: max(BDR_XL[Hz],BDR_GY[Hz])/8 [Hz]; 11: decimation 32: max(BDR_XL[Hz],BDR_GY[Hz])/32 [Hz])
ODR_T_BATCH_[1:0]	Selects batch data rate (write frequency in FIFO) for temperature data (00: temperature not batched in FIFO (default); 01: 1.6 Hz; 10: 12.5 Hz; 11: 52 Hz)
FIFO_MODE[2:0]	FIFO mode selection (000: bypass mode: FIFO disabled; 001: FIFO mode: stops collecting data when FIFO is full; 010: reserved; 011: continuous-to-FIFO mode: continuous mode until trigger is deasserted, then FIFO mode; 100: bypass-to-continuous mode: bypass mode until trigger is deasserted, then continuous mode; 101: reserved; 110: continuous mode: if the FIFO is full, the new sample overwrites the older one; 111: bypass-to-FIFO mode: bypass mode until trigger is deasserted, then FIFO mode.)

## 9.7 COUNTER\_BDR\_REG1 (0Bh)

Counter batch data rate register 1 (R/W)

Table 34. COUNTER\_BDR\_REG1 register

dataready_pulsed	RST_COUNTER_BDR	TRIG_COUNTER_BDR	0 <sup>(1)</sup>	0 <sup>(1)</sup>	CNT_BDR_TH_10	CNT_BDR_TH_9	CNT_BDR_TH_8
------------------	-----------------	------------------	------------------	------------------	---------------	--------------	--------------

1. This bit must be set to 0 for the correct operation of the device.

Table 35. COUNTER\_BDR\_REG1 register description

dataready_pulsed	Enables pulsed data-ready mode (0: data-ready latched mode (returns to 0 only after an interface read) (default); 1: data-ready pulsed mode (the data ready pulses are 75 µs long)
RST_COUNTER_BDR	Resets the internal counter of batch events for a single sensor. This bit is automatically reset to zero if it was set to 1.
TRIG_COUNTER_BDR	Selects the trigger for the internal counter of batch events between the accelerometer and gyroscope (0: accelerometer batch event; 1: gyroscope batch event)
CNT_BDR_TH_[10:8]	In conjunction with CNT_BDR_TH_[7:0] in COUNTER_BDR_REG2 (0Ch), sets the threshold for the internal counter of batch events. When this counter reaches the threshold, the counter is reset and the COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to 1.

## 9.8 COUNTER\_BDR\_REG2 (0Ch)

Counter batch data rate register 2 (R/W)

Table 36. COUNTER\_BDR\_REG2 register

CNT_BDR_TH_7	CNT_BDR_TH_6	CNT_BDR_TH_5	CNT_BDR_TH_4	CNT_BDR_TH_3	CNT_BDR_TH_2	CNT_BDR_TH_1	CNT_BDR_TH_0
--------------	--------------	--------------	--------------	--------------	--------------	--------------	--------------

Table 37. COUNTER\_BDR\_REG2 register description

CNT_BDR_TH_[7:0]	In conjunction with CNT_BDR_TH_[10:8] in COUNTER_BDR_REG1 (0Bh), sets the threshold for the internal counter of batch events. When this counter reaches the threshold, the counter is reset and the COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to 1.
------------------	--

## 9.9 INT1\_CTRL (0Dh)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1 when the MIPI I3C<sup>SM</sup> dynamic address is not assigned (I<sup>2</sup>C or SPI is used). Some bits can be also used to trigger an IBI (in-band interrupt) when the MIPI I3C<sup>SM</sup> interface is used. The output of the pin is the OR combination of the signals selected here and in MD1\_CFG (5Eh).

Table 38. INT1\_CTRL register

DEN_DRDY_flag	INT1_CNT_BDR	INT1_FIFO_FULL	INT1_FIFO_OVR	INT1_FIFO_TH	INT1_BOOT	INT1_DRDY_G	INT1_DRDY_XL
---------------	--------------	----------------	---------------	--------------	-----------	-------------	--------------

Table 39. INT1\_CTRL register description

DEN_DRDY_flag	Sends DEN_DRDY (DEN stamped on sensor data flag) to the INT1 pin
INT1_CNT_BDR	Enables COUNTER_BDR_IA interrupt on the INT1 pin
INT1_FIFO_FULL	Enables FIFO full flag interrupt on the INT1 pin. It can be also used to trigger an IBI when the MIPI I3C <sup>SM</sup> interface is used.
INT1_FIFO_OVR	Enables FIFO overrun interrupt on the INT1 pin. It can be also used to trigger an IBI when the MIPI I3C <sup>SM</sup> interface is used.
INT1_FIFO_TH	Enables FIFO threshold interrupt on the INT1 pin. It can be also used to trigger an IBI when the MIPI I3C <sup>SM</sup> interface is used.
INT1_BOOT	Enables boot status on the INT1 pin
INT1_DRDY_G	Enables gyroscope data-ready interrupt on the INT1 pin. It can be also used to trigger an IBI when the MIPI I3C <sup>SM</sup> interface is used.
INT1_DRDY_XL	Enables accelerometer data-ready interrupt on the INT1 pin. It can be also used to trigger an IBI when the MIPI I3C <sup>SM</sup> interface is used.

## 9.10 INT2\_CTRL (0Eh)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2 when the MIPI I3C<sup>SM</sup> dynamic address is not assigned (I<sup>2</sup>C or SPI is used). Some bits can be also used to trigger an IBI when the I3C interface is used. The output of the pin is the OR combination of the signals selected here and in MD2\_CFG (5Fh).

Table 40. INT2\_CTRL register

0 <sup>(1)</sup>	INT2_CNT_BDR	INT2_FIFO_FULL	INT2_FIFO_OVR	INT2_FIFO_TH	INT2_DRDY_TEMP	INT2_DRDY_G	INT2_DRDY_XL
------------------	--------------	----------------	---------------	--------------	----------------	-------------	--------------

1. This bit must be set to 0 for the correct operation of the device.

Table 41. INT2\_CTRL register description

INT2_CNT_BDR	Enables COUNTER_BDR_IA interrupt on the INT2 pin
INT2_FIFO_FULL	Enables FIFO full flag interrupt on the INT2 pin
INT2_FIFO_OVR	Enables FIFO overrun interrupt on the INT2 pin
INT2_FIFO_TH	Enables FIFO threshold interrupt on the INT2 pin
INT2_DRDY_TEMP	Enables temperature sensor data-ready interrupt on the INT2 pin. It can be also used to trigger an IBI when the MIPI I3C <sup>SM</sup> interface is used and INT2_ON_INT1 = 1 in CTRL4_C (13h).
INT2_DRDY_G	Gyroscope data-ready interrupt on the INT2 pin
INT2_DRDY_XL	Accelerometer data-ready interrupt on the INT2 pin

## 9.11 WHO\_AM\_I (0Fh)

WHO\_AM\_I register (R). This is a read-only register. Its value is fixed at 6Dh.

**Table 42. WhoAmI register**

0	1	1	0	1	1	0	1
---	---	---	---	---	---	---	---

## 9.12 CTRL1\_XL (10h)

Accelerometer control register 1 (R/W)

**Table 43. CTRL1\_XL register**

ODR_XL3	ODR_XL2	ODR_XL1	ODR_XL0	FS1_XL	FS0_XL	LPF2_XL_EN	0 <sup>(1)</sup>
---------	---------	---------	---------	--------	--------	------------	------------------

- This bit must be set to 0 for the correct operation of the device.*

**Table 44. CTRL1\_XL register description**

ODR_XL[3:0]	Accelerometer ODR selection (see Table 45)
FS[1:0]_XL	Accelerometer full-scale selection (see Table 46)
LPF2_XL_EN	Accelerometer high-resolution selection (0: output from first stage digital filtering selected (default); 1: output from LPF2 second filtering stage selected)

**Table 45. Accelerometer ODR register setting**

ODR_XL3	ODR_XL2	ODR_XL1	ODR_XL0	ODR selection [Hz] when XL_HM_MODE = 1 in CTRL6_C (15h)	ODR selection [Hz] when XL_HM_MODE = 0 in CTRL6_C (15h)
0	0	0	0	Power-down	Power-down
1	0	1	1	1.6 Hz (low-power mode only)	12.5 Hz (high-performance mode)
0	0	0	1	12.5 Hz (low-power mode)	12.5 Hz (high-performance mode)
0	0	1	0	26 Hz (low-power mode)	26 Hz (high-performance mode)
0	0	1	1	52 Hz (low-power mode)	52 Hz (high-performance mode)
0	1	0	0	104 Hz (normal mode)	104 Hz (high-performance mode)
0	1	0	1	208 Hz (normal mode)	208 Hz (high-performance mode)
0	1	1	0	416 Hz (high-performance mode)	416 Hz (high-performance mode)
0	1	1	1	833 Hz (high-performance mode)	833 Hz (high-performance mode)
1	0	0	0	1.66 kHz (high-performance mode)	1.66 kHz (high-performance mode)
1	0	0	1	3.33 kHz (high-performance mode)	3.33 kHz (high-performance mode)
1	0	1	0	6.66 kHz (high-performance mode)	6.66 kHz (high-performance mode)
1	1	x	x	Reserved	Reserved

**Table 46. Accelerometer full-scale selection**

FS[1:0]_XL	XL_FS_MODE = 0 in CTRL8_XL (17h)	XL_FS_MODE = 1 in CTRL8_XL (17h)
00 (default)	±2 g	±2 g
01	±16 g	±2 g
10	±4 g	±4 g
11	±8 g	±8 g

## 9.13 CTRL2\_G (11h)

Gyroscope control register 2 (R/W)

Table 47. CTRL2\_G register

ODR_G3	ODR_G2	ODR_G1	ODR_G0	FS1_G	FS0_G	FS_125	0 <sup>(1)</sup>
--------	--------	--------	--------	-------	-------	--------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 48. CTRL2\_G register description

ODR_G[3:0]	Gyroscope output data rate selection. Default value: 0000 (Refer to Table 49)
FS[1:0]_G	Gyroscope UI chain full-scale selection (00: ±250 dps; 01: ±500 dps; 10: ±1000 dps; 11: ±2000 dps)
FS_125	Selects gyroscope UI chain full-scale ±125 dps (0: FS selected through bits FS[1:0]_G; 1: FS set to ±125 dps)

Table 49. Gyroscope ODR configuration setting

ODR_G3	ODR_G2	ODR_G1	ODR_G0	ODR [Hz] when G_HM_MODE = 1 in CTRL7_G (16h)	ODR [Hz] when G_HM_MODE = 0 in CTRL7_G (16h)
0	0	0	0	Power-down	Power-down
0	0	0	1	12.5 Hz (low-power mode)	12.5 Hz (high-performance mode)
0	0	1	0	26 Hz (low-power mode)	26 Hz (high-performance mode)
0	0	1	1	52 Hz (low-power mode)	52 Hz (high-performance mode)
0	1	0	0	104 Hz (normal mode)	104 Hz (high-performance mode)
0	1	0	1	208 Hz (normal mode)	208 Hz (high-performance mode)
0	1	1	0	416 Hz (high-performance mode)	416 Hz (high-performance mode)
0	1	1	1	833 Hz (high-performance mode)	833 Hz (high-performance mode)
1	0	0	0	1.66 kHz (high-performance mode)	1.66 kHz (high-performance mode)
1	0	0	1	3.33 kHz (high-performance mode)	3.33 kHz (high performance)
1	0	1	0	6.66 kHz (high-performance mode)	6.66 kHz (high-performance mode)
1	0	1	1	Reserved	Reserved

## 9.14 CTRL3\_C (12h)

Control register 3 (R/W)

Table 50. CTRL3\_C register

BOOT	BDU	H_LACTIVE	PP_OD	SIM	IF_INC	0 <sup>(1)</sup>	SW_RESET
------	-----	-----------	-------	-----	--------	------------------	----------

1. This bit must be set to 0 for the correct operation of the device.

Table 51. CTRL3\_C register description

BOOT	Reboots memory content. Default value: 0 (0: normal mode; 1: reboot memory content)  This bit is automatically cleared.
BDU	Block data update. Default value: 0 (0: continuous update; 1: output registers are not updated until MSB and LSB have been read)
H_LACTIVE	Interrupt activation level. Default value: 0 (0: interrupt output pins active high; 1: interrupt output pins active low)
PP_OD	Push-pull/open-drain selection on the INT1 and INT2 pins. Default value: 0 (0: push-pull mode; 1: open-drain mode)
SIM	SPI serial interface mode selection. Default value: 0 (0: 4-wire interface; 1: 3-wire interface)
IF_INC	Register address automatically incremented during a multiple byte access with a serial interface (I <sup>2</sup> C or SPI). Default value: 1 (0: disabled; 1: enabled)
SW_RESET	Software reset. Default value: 0 (0: normal mode; 1: reset device)  This bit is automatically cleared.

## 9.15 CTRL4\_C (13h)

Control register 4 (R/W)

Table 52. CTRL4\_C register

0 <sup>(1)</sup>	SLEEP_G	INT2_on_INT1	0 <sup>(1)</sup>	DRDY_MASK	I2C_disable	LPF1_SEL_G	0 <sup>(1)</sup>
------------------	---------	--------------	------------------	-----------	-------------	------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 53. CTRL4\_C register description

SLEEP_G	Enables gyroscope sleep mode. Default value:0 (0: disabled; 1: enabled)
INT2_on_INT1	Enables all interrupt signals available on the INT1 pin. Default value: 0 (0: interrupt signals divided between INT1 and INT2 pins; 1: all interrupt signals in logic or on INT1 pin)
DRDY_MASK	Enables data available (0: disabled; 1: mask DRDY on pin (both accelerometer and gyroscope) until filter settling ends (accelerometer and gyroscope independently masked).
I2C_disable	Disables I <sup>2</sup> C interface. Default value: 0 (0: SPI, I <sup>2</sup> C and MIPI I3C <sup>SM</sup> interfaces enabled (default); 1: I <sup>2</sup> C interface disabled)
LPF1_SEL_G	Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTTYPE[2:0] in CTRL6_C (15h). (0: disabled; 1: enabled)

## 9.16 CTRL5\_C (14h)

Control register 5 (R/W)

Table 54. CTRL5\_C register

XL_ULP_EN	ROUNDING1	ROUNDING0	0	ST1_G	ST0_G	ST1_XL	ST0_XL
-----------	-----------	-----------	---	-------	-------	--------	--------

Table 55. CTRL5\_C register description

XL_ULP_EN	Enables accelerometer ultralow-power mode. <sup>(1)</sup> Default value: 0 (0: ultralow-power mode disabled; 1: ultralow-power mode enabled)
ROUNDING[1:0]	Circular burst-mode (rounding) read from the output registers. Default value: 00 (00: no rounding; 01: accelerometer only; 10: gyroscope only; 11: gyroscope + accelerometer)
ST[1:0]_G	Angular rate sensor self-test enable. Default value: 00 (00: self-test disabled; other: refer to Table 56)
ST[1:0]_XL	Linear acceleration sensor self-test enable. Default value: 00 (00: self-test disabled; other: refer to Table 57)

1. Further details about the accelerometer ultralow-power mode are provided in Section 6.2.1 Accelerometer ultralow-power mode.

Table 56. Angular rate sensor self-test mode selection

ST1_G	ST0_G	Self-test mode
0	0	Normal mode
0	1	Positive sign self-test
1	0	Reserved
1	1	Negative sign self-test

Table 57. Linear acceleration sensor self-test mode selection

ST1_XL	ST0_XL	Self-test mode
0	0	Normal mode
0	1	Positive sign self-test
1	0	Negative sign self-test
1	1	Not allowed

## 9.17 CTRL6\_C (15h)

Control register 6 (R/W)

Table 58. CTRL6\_C register

TRIG_EN	LVL1_EN	LVL2_EN	XL_HM_MODE	USR_OFF_W	FTYPE_2	FTYPE_1	FTYPE_0
---------	---------	---------	------------	-----------	---------	---------	---------

Table 59. CTRL6\_C register description

TRIG_EN	DEN data edge-sensitive trigger enable. Refer to Table 60.
LVL1_EN	DEN data level-sensitive trigger enable. Refer to Table 60.
LVL2_EN	DEN level-sensitive latched enable. Refer to Table 60.
XL_HM_MODE	High-performance operating mode disable for accelerometer. Default value: 0 (0: high-performance operating mode enabled; 1: high-performance operating mode disabled)
USR_OFF_W	Weight of XL user offset bits of registers X_OFS_USR (73h), Section 9.66 Y_OFS_USR (74h), Z_OFS_USR (75h) (0 = $2^{-10}$ g/LSB; 1 = $2^{-6}$ g/LSB)
FTYPE[2:0]	Gyroscope low-pass filter (LPF1) bandwidth selection Table 61 shows the selectable bandwidth values (available if auxiliary SPI is disabled).

Table 60. Trigger mode selection

TRIG_EN, LVL1_EN, LVL2_EN	Trigger mode
100	Edge-sensitive trigger mode is selected
010	Level-sensitive trigger mode is selected
011	Level-sensitive latched mode is selected
110	Level-sensitive FIFO enable mode is selected

Table 61. Gyroscope LPF1 bandwidth selection

FTYPE [2:0]	12.5 Hz	26 Hz	52 Hz	104 Hz	208 Hz	416 Hz	833 Hz	1.67 kHz	3.33 kHz	6.67 kHz
000	4.2	8.3	16.6	33.0	67.0	136.6	239.2	304.2	328.5	335.5
001	4.2	8.3	16.6	33.0	67.0	130.5	192.4	220.7	229.6	232.0
010	4.2	8.3	16.6	33.0	67.0	120.3	154.2	166.6	170.1	171.1
011	4.2	8.3	16.6	33.0	67.0	137.1	281.8	453.2	559.2	609.0
100	4.2	8.3	16.7	33.0	62.4	86.7	96.6	99.6	100.4	NA
101	4.2	8.3	16.8	31.0	43.2	48.0	50	50	50	NA
110	4.1	7.8	13.4	19.0	23.1	24.6	25	25	25	NA
111	3.9	6.7	9.7	11.5	12.2	12.4	12.5	12.5	12.5	NA

## 9.18 CTRL7\_G (16h)

Control register 7 (R/W)

Table 62. CTRL7\_G register

G_HM_MODE	HP_EN_G	HPM1_G	HPM0_G	0 <sup>(1)</sup>	OIS_ON_EN	USR_OFF_ON_OUT	OIS_ON
-----------	---------	--------	--------	------------------	-----------	----------------	--------

1. This bit must be set to 0 for the correct operation of the device.

Table 63. CTRL7\_G register description

G_HM_MODE	Disables high-performance operating mode for gyroscope. Default: 0 (0: high-performance operating mode enabled; 1: high-performance operating mode disabled)
HP_EN_G	Enables gyroscope digital high-pass filter. The filter is enabled only if the gyroscope is in HP mode. Default value: 0 (0: HPF disabled; 1: HPF enabled)
HPM_G[1:0]	Gyroscope digital HP filter cutoff selection. Default: 00 (00: 16 mHz; 01: 65 mHz; 10: 260 mHz; 11: 1.04 Hz)
OIS_ON_EN <sup>(1)</sup>	Selects how to enable and disable the OIS chain, after first configuration and enabling through SPI2. (0: OIS chain is enabled/disabled with SPI2 interface; 1: OIS chain is enabled/disabled with primary interface)
USR_OFF_ON_OUT	Enables accelerometer user offset correction block; it is valid for the low-pass path - see Figure 18. Accelerometer composite filter. Default value: 0 (0: accelerometer user offset correction block bypassed; 1: accelerometer user offset correction block enabled)
OIS_ON <sup>(1)</sup>	Enables/disables the OIS chain from primary interface when the OIS_ON_EN bit is 1. (0: OIS disabled; 1: OIS enabled)

1. First, enabling OIS and OIS configurations must be done through SPI2, with OIS\_ON\_EN and OIS\_ON set to 0.

## 9.19 CTRL8\_XL (17h)

Control register 8 (R/W)

**Table 64. CTRL8\_XL register**

HPCF_XL_2	HPCF_XL_1	HPCF_XL_0	HP_REF_MODE_XL	FASTSETTL_MODE_XL	HP_SLOPE_XL_EN	XL_FS_MODE	LOW_PASS_ON_6D
-----------	-----------	-----------	----------------	-------------------	----------------	------------	----------------

**Table 65. CTRL8\_XL register description**


HPCF_XL_[2:0]	Accelerometer LPF2 and HP filter configuration and cutoff setting. Refer to <a href="#">Table 66</a> .
HP_REF_MODE_XL	Enables accelerometer high-pass filter reference mode (valid for high-pass path - HP_SLOPE_XL_EN bit must be 1). Default value: 0 (0: disabled, 1: enabled <sup>(1)</sup> )
FASTSETTL_MODE_XL	Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode. Default value: 0 (0: disabled, 1: enabled)
HP_SLOPE_XL_EN	Accelerometer slope filter / high-pass filter selection. Refer to <a href="#">Figure 27</a> .
XL_FS_MODE	Accelerometer full-scale management between UI chain and OIS chain (0: old full-scale mode. When XL UI is on, the full scale is the same between UI/OIS and is chosen by the UI CTRL registers; when XL UI is in PD, the OIS can choose the FS. 1: new full-scale mode. Full scales are independent between the UI/OIS chain but both bound to ±8 g.)
LOW_PASS_ON_6D	LPF2 on 6D function selection. Refer to <a href="#">Figure 27</a> . Default value: 0 (0: ODR/2 low-pass filtered data sent to 6D interrupt function; 1: LPF2 output data sent to 6D interrupt function)

1. When enabled, the first output data have to be discarded.

**Table 66. Accelerometer bandwidth configurations**

Filter type	HP_SLOPE_XL_EN	LPF2_XL_EN	HPCF_XL_[2:0]	Bandwidth
Low pass	0	0	-	ODR/2
			000	ODR/4
			001	ODR/10
			010	ODR/20
			011	ODR/45
			100	ODR/100
			101	ODR/200
			110	ODR/400
			111	ODR/800
High pass	1	1	000	SLOPE (ODR/4)
			001	ODR/10
			010	ODR/20
			011	ODR/45
			100	ODR/100
			101	ODR/200
			110	ODR/400
			111	ODR/800

Figure 27. Accelerometer block diagram



1. The cutoff value of the LPF1 output is ODR/2 when the accelerometer is in high-performance mode. This value is equal to 700 Hz when the accelerometer is in low-power or normal mode.

## 9.20 CTRL9\_XL (18h)

Control register 9 (R/W)

**Table 67. CTRL9\_XL register**

DEN_X	DEN_Y	DEN_Z	DEN_XL_G	DEN_XL_EN	DEN_LH	I3C_disable	0 <sup>(1)</sup>
-------	-------	-------	----------	-----------	--------	-------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 68. CTRL9\_XL register description**

DEN_X	DEN value stored in LSB of X-axis. Default value: 1 (0: DEN not stored in X-axis LSB; 1: DEN stored in X-axis LSB)
DEN_Y	DEN value stored in LSB of Y-axis. Default value: 1 (0: DEN not stored in Y-axis LSB; 1: DEN stored in Y-axis LSB)
DEN_Z	DEN value stored in LSB of Z-axis. Default value: 1 (0: DEN not stored in Z-axis LSB; 1: DEN stored in Z-axis LSB)
DEN_XL_G	DEN stamping sensor selection. Default value: 0 (0: DEN pin info stamped in the gyroscope axis selected by bits [7:5]; 1: DEN pin info stamped in the accelerometer axis selected by bits [7:5])
DEN_XL_EN	Extends DEN functionality to accelerometer sensor. Default value: 0 (0: disabled; 1: enabled)
DEN_LH	DEN active level configuration. Default value: 0 (0: active low; 1: active high)
I3C_disable	Disables MIPI I3C <sup>SM</sup> communication protocol <sup>(1)</sup> (0: SPI, I <sup>2</sup> C, MIPI I3C <sup>SM</sup> interfaces enabled (default); 1: MIPI I3C <sup>SM</sup> interface disabled)

1. It is recommended to set this bit to 1 during the initial device configuration phase, when the I3C interface is not used.

## 9.21 CTRL10\_C (19h)

Control register 10 (R/W)

**Table 69. CTRL10\_C register**

0 <sup>(1)</sup>	0 <sup>(1)</sup>	TIMESTAMP_EN	0 <sup>(1)</sup>				
------------------	------------------	--------------	------------------	------------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 70. CTRL10\_C register description**

TIMESTAMP_EN	Enables timestamp counter. Default value: 0 (0: disabled; 1: enabled) The counter is readable in TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h).
--------------	---

## 9.22 ALL\_INT\_SRC (1Ah)

Source register for all interrupts (R)

Table 71. ALL\_INT\_SRC register

TIMESTAMP_ENDCOUNT	0	SLEEP_CHANGE_IA	D6D_IA	DOUBLE_TAP	SINGLE_TAP	WU_IA	FF_IA
--------------------	---	-----------------	--------	------------	------------	-------	-------

Table 72. ALL\_INT\_SRC register description

TIMESTAMP_ENDCOUNT	Alerts timestamp overflow within 6.4 ms
SLEEP_CHANGE_IA	Detects change event in activity/inactivity status. Default value: 0 (0: change status not detected; 1: change status detected)
D6D_IA	Interrupt active for change in position of portrait, landscape, face-up, face-down. Default value: 0 (0: change in position not detected; 1: change in position detected)
DOUBLE_TAP	Double-tap event status. Default value: 0 (0: event not detected, 1: event detected)
SINGLE_TAP	Single-tap event status. Default value: 0 (0: event not detected, 1: event detected)
WU_IA	Wake-up event status. Default value: 0 (0: event not detected, 1: event detected)
FF_IA	Free-fall event status. Default value: 0 (0: event not detected, 1: event detected)

## 9.23 WAKE\_UP\_SRC (1Bh)

Wake-up interrupt source register (R)

Table 73. WAKE\_UP\_SRC register

0	SLEEP_CHANGE_IA	FF_IA	SLEEP_STATE	WU_IA	X_WU	Y_WU	Z_WU
---	-----------------	-------	-------------	-------	------	------	------

Table 74. WAKE\_UP\_SRC register description

SLEEP_CHANGE_IA	Detects change event in activity/inactivity status. Default value: 0 (0: change status not detected; 1: change status detected)
FF_IA	Free-fall event detection status. Default: 0 (0: free-fall event not detected; 1: free-fall event detected)
SLEEP_STATE	Sleep status bit. Default value: 0 (0: Activity status; 1: Inactivity status)
WU_IA	Wake-up event detection status. Default value: 0 (0: wake-up event not detected; 1: wake-up event detected.)
X_WU	Wake-up event detection status on X-axis. Default value: 0 (0: wake-up event on X-axis not detected; 1: wake-up event on X-axis detected)
Y_WU	Wake-up event detection status on Y-axis. Default value: 0 (0: wake-up event on Y-axis not detected; 1: wake-up event on Y-axis detected)
Z_WU	Wake-up event detection status on Z-axis. Default value: 0 (0: wake-up event on Z-axis not detected; 1: wake-up event on Z-axis detected)

## 9.24 TAP\_SRC (1Ch)

Tap source register (R)

0	TAP_IA	SINGLE_TAP	DOUBLE_TAP	TAP_SIGN	X_TAP	Y_TAP	Z_TAP
---	--------	------------	------------	----------	-------	-------	-------

Table 75. TAP\_SRC register description

TAP_IA	Tap event detection status. Default: 0 (0: tap event not detected; 1: tap event detected)
SINGLE_TAP	Single-tap event status. Default value: 0 (0: single tap event not detected; 1: single tap event detected)
DOUBLE_TAP	Double-tap event detection status. Default value: 0 (0: double-tap event not detected; 1: double-tap event detected.)
TAP_SIGN	Sign of acceleration detected by tap event. Default: 0 (0: positive sign of acceleration detected by tap event; 1: negative sign of acceleration detected by tap event)
X_TAP	Tap event detection status on X-axis. Default value: 0 (0: tap event on X-axis not detected; 1: tap event on X-axis detected)
Y_TAP	Tap event detection status on Y-axis. Default value: 0 (0: tap event on Y-axis not detected; 1: tap event on Y-axis detected)
Z_TAP	Tap event detection status on Z-axis. Default value: 0 (0: tap event on Z-axis not detected; 1: tap event on Z-axis detected)

## 9.25 D6D\_SRC (1Dh)

Portrait, landscape, face-up and face-down source register (R)

Table 76. D6D\_SRC register

DEN_DRDY	D6D_IA	ZH	ZL	YH	YL	XH	XL
----------	--------	----	----	----	----	----	----

Table 77. D6D\_SRC register description

DEN_DRDY	DEN data-ready signal. It is set high when data output is related to the data coming from a DEN active condition. <sup>(1)</sup>
D6D_IA	Interrupt active for change position portrait, landscape, face-up, face-down. Default value: 0 (0: change position not detected; 1: change position detected)
ZH	Z-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over threshold) detected)
ZL	Z-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected)
YH	Y-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over-threshold) detected)
YL	Y-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected)
XH	X-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over threshold) detected)
XL	X-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected)

1. The DEN data-ready signal can be latched or pulsed depending on the value of the dataready\_pulsed bit of the COUNTER\_BDR\_REG1 (0Bh) register.

## 9.26 STATUS\_REG (1Eh)

The STATUS\_REG register is read by the primary interface SPI/I<sup>2</sup>C & MIPI I3C<sup>SM</sup> (R).

**Table 78. STATUS\_REG register**

0	0	0	0	0	TDA	GDA	XLDA
---	---	---	---	---	-----	-----	------

**Table 79. STATUS\_REG register description**

TDA	Temperature new data available. Default: 0 (0: no set of data is available at temperature sensor output; 1: a new set of data is available at temperature sensor output)
GDA	Gyroscope new data available. Default value: 0 (0: no set of data available at gyroscope output; 1: a new set of data is available at gyroscope output)
XLDA	Accelerometer new data available. Default value: 0 (0: no set of data available at accelerometer output; 1: a new set of data is available at accelerometer output)

## 9.27 OUT\_TEMP\_L (20h), OUT\_TEMP\_H (21h)

Temperature data output register (R). L and H registers together express a 16-bit word in two's complement.

**Table 80. OUT\_TEMP\_L register**

Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0
-------	-------	-------	-------	-------	-------	-------	-------

**Table 81. OUT\_TEMP\_H register**

Temp15	Temp14	Temp13	Temp12	Temp11	Temp10	Temp9	Temp8
--------	--------	--------	--------	--------	--------	-------	-------

**Table 82. OUT\_TEMP register description**

Temp[15:0]	Temperature sensor output data The value is expressed as two's complement sign extended on the MSB.
------------	--

## 9.28 OUTX\_L\_G (22h) and OUTX\_H\_G (23h)

Angular rate sensor pitch axis (X) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale and ODR settings ([CTRL2\\_G \(11h\)](#)) of the gyroscope user interface.

**Table 83. OUTX\_L\_G register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 84. OUTX\_H\_G register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 85. OUTX\_H\_G register description**

D[15:0]	Gyroscope UI chain pitch axis (X) angular rate output value
---------	---

## 9.29 OUTY\_L\_G (24h) and OUTY\_H\_G (25h)

Angular rate sensor roll axis (Y) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale and ODR settings ([CTRL2\\_G \(11h\)](#)) of the gyroscope user interface.

**Table 86. OUTY\_L\_G register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 87. OUTY\_H\_G register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 88. OUTY\_H\_G register description**

D[15:0]	Gyroscope UI chain roll axis (Y) angular rate output value
---------	--

## 9.30 OUTZ\_L\_G (26h) and OUTZ\_H\_G (27h)

Angular rate sensor yaw axis (Z) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale and ODR settings ([CTRL2\\_G \(11h\)](#)) of the gyroscope user interface.

**Table 89. OUTZ\_L\_G register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 90. OUTZ\_H\_G register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 91. OUTZ\_H\_G register description**

D[15:0]	Gyroscope UI chain yaw axis (Z) angular rate output value
---------	---

## 9.31 OUTX\_L\_A (28h) and OUTX\_H\_A (29h)

Linear acceleration sensor X-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale and ODR settings ([CTRL1\\_XL \(10h\)](#)) of the accelerometer user interface.

**Table 92. OUTX\_L\_A register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 93. OUTX\_H\_A register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 94. OUTX\_H\_A register description**

D[15:0]	Accelerometer UI chain X-axis linear acceleration output value
---------	--

### 9.32 OUTY\_L\_A (2Ah) and OUTY\_H\_A (2Bh)

Linear acceleration sensor Y-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale and ODR settings ([CTRL1\\_XL \(10h\)](#)) of the accelerometer user interface.

**Table 95. OUTY\_L\_A register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 96. OUTY\_H\_A register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 97. OUTY\_H\_A register description**

D[15:0]	Accelerometer UI chain Y-axis linear acceleration output value
---------	--

### 9.33 OUTZ\_L\_A (2Ch) and OUTZ\_H\_A (2Dh)

Linear acceleration sensor Z-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the full-scale and ODR settings ([CTRL1\\_XL \(10h\)](#)) of the accelerometer user interface.

**Table 98. OUTZ\_L\_A register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 99. OUTZ\_H\_A register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 100. OUTZ\_H\_A register description**

D[15:0]	Accelerometer UI chain Z-axis linear acceleration output value
---------	--

### 9.34 EMB\_FUNC\_STATUS\_MAINPAGE (35h)

Embedded function status register (R)

**Table 101. EMB\_FUNC\_STATUS\_MAINPAGE register**

IS_FSM_LC	0	IS_SIGMOT	IS_TILT	IS_STEP_DET	0	0	0
-----------	---	-----------	---------	-------------	---	---	---

**Table 102. EMB\_FUNC\_STATUS\_MAINPAGE register description**

IS_FSM_LC	Interrupt status bit for FSM long counter timeout interrupt event. (1: interrupt detected; 0: no interrupt)
IS_SIGMOT	Interrupt status bit for significant motion detection (1: interrupt detected; 0: no interrupt)
IS_TILT	Interrupt status bit for tilt detection (1: interrupt detected; 0: no interrupt)
IS_STEP_DET	Interrupt status bit for step detection (1: interrupt detected; 0: no interrupt)

## 9.35 FSM\_STATUS\_A\_MAINPAGE (36h)

Finite state machine status register (R)

**Table 103. FSM\_STATUS\_A\_MAINPAGE register**

IS_FSM8	IS_FSM7	IS_FSM6	IS_FSM5	IS_FSM4	IS_FSM3	IS_FSM2	IS_FSM1
---------	---------	---------	---------	---------	---------	---------	---------

**Table 104. FSM\_STATUS\_A\_MAINPAGE register description**

IS_FSM8	Interrupt status bit for FSM8 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM7	Interrupt status bit for FSM7 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM6	Interrupt status bit for FSM6 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM5	Interrupt status bit for FSM5 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM4	Interrupt status bit for FSM4 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM3	Interrupt status bit for FSM3 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM2	Interrupt status bit for FSM2 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM1	Interrupt status bit for FSM1 interrupt event. (1: interrupt detected; 0: no interrupt)

## 9.36 FSM\_STATUS\_B\_MAINPAGE (37h)

Finite state machine status register (R)

**Table 105. FSM\_STATUS\_B\_MAINPAGE register**

IS_FSM16	IS_FSM15	IS_FSM14	IS_FSM13	IS_FSM12	IS_FSM11	IS_FSM10	IS_FSM9
----------	----------	----------	----------	----------	----------	----------	---------

**Table 106. FSM\_STATUS\_B\_MAINPAGE register description**

IS_FSM16	Interrupt status bit for FSM16 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM15	Interrupt status bit for FSM15 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM14	Interrupt status bit for FSM14 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM13	Interrupt status bit for FSM13 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM12	Interrupt status bit for FSM12 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM11	Interrupt status bit for FSM11 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM10	Interrupt status bit for FSM10 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM9	Interrupt status bit for FSM9 interrupt event. (1: interrupt detected; 0: no interrupt)

## 9.37 MLC\_STATUS\_MAINPAGE (38h)

Machine learning core status register (R)

**Table 107. MLC\_STATUS\_MAINPAGE register**

IS_MLC8	IS_MLC7	IS_MLC6	IS_MLC5	IS_MLC4	IS_MLC3	IS_MLC2	IS_MLC1
---------	---------	---------	---------	---------	---------	---------	---------

**Table 108. MLC\_STATUS\_MAINPAGE register description**

IS_MLC8	Interrupt status bit for MLC8 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC7	Interrupt status bit for MLC7 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC6	Interrupt status bit for MLC6 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC5	Interrupt status bit for MLC5 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC4	Interrupt status bit for MLC4 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC3	Interrupt status bit for MLC3 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC2	Interrupt status bit for MLC2 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC1	Interrupt status bit for MLC1 interrupt event. (1: interrupt detected; 0: no interrupt)

## 9.38 STATUS\_MASTER\_MAINPAGE (39h)

Sensor hub source register (R)

**Table 109. 117. STATUS\_MASTER\_MAINPAGE register**

WR_ONCE_DONE	SLAVE3_NACK	SLAVE2_NACK	SLAVE1_NACK	SLAVE0_NACK	0	0	SENS_HUB_ENDOP
--------------	-------------	-------------	-------------	-------------	---	---	----------------

**Table 110. STATUS\_MASTER\_MAINPAGE register description**

WR_ONCE_DONE	When the bit WRITE_ONCE in <a href="#">MASTER_CONFIG (14h)</a> is configured as 1, this bit is set to 1 when the write operation on slave 0 has been performed and completed. Default value: 0
SLAVE3_NACK	This bit is set to 1 if not acknowledge occurs on slave 3 communication. Default value: 0
SLAVE2_NACK	This bit is set to 1 if not acknowledge occurs on slave 2 communication. Default value: 0
SLAVE1_NACK	This bit is set to 1 if not acknowledge occurs on slave 1 communication. Default value: 0
SLAVE0_NACK	This bit is set to 1 if not acknowledge occurs on slave 0 communication. Default value: 0
SENS_HUB_ENDOP	Sensor hub communication status. Default value: 0 (0: sensor hub communication not concluded; 1: sensor hub communication concluded)

## 9.39 FIFO\_STATUS1 (3Ah)

FIFO status register 1 (R)

**Table 111. FIFO\_STATUS1 register**

DIFF_FIFO_7	DIFF_FIFO_6	DIFF_FIFO_5	DIFF_FIFO_4	DIFF_FIFO_3	DIFF_FIFO_2	DIFF_FIFO_1	DIFF_FIFO_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

DIFF_FIFO_[7:0]	Number of unread sensor data (TAG + 6 bytes) stored in FIFO In conjunction with DIFF_FIFO[9:8] in <a href="#">FIFO_STATUS2 (3Bh)</a> .
-----------------	---

## 9.40 FIFO\_STATUS2 (3Bh)

FIFO status register 2 (R)

Table 112. FIFO\_STATUS2 register

FIFO_WTM_IA	FIFO_OVR_IA	FIFO_FULL_IA	COUNTER_BDR_IA	FIFO_OVR_LATCHED	0	DIFF_FIFO_9	DIFF_FIFO_8
-------------	-------------	--------------	----------------	------------------	---	-------------	-------------

Table 113. FIFO\_STATUS2 register description

FIFO_WTM_IA	FIFO watermark status. Default value: 0 (0: FIFO filling is lower than WTM; 1: FIFO filling is equal to or greater than WTM) Watermark is set through bits WTM[7:0] in <a href="#">FIFO_CTRL2 (08h)</a> and <a href="#">FIFO_CTRL1 (07h)</a> .
FIFO_OVR_IA	FIFO overrun status. Default value: 0 (0: FIFO is not completely filled; 1: FIFO is completely filled)
FIFO_FULL_IA	Smart FIFO full status. Default value: 0 (0: FIFO is not full; 1: FIFO will be full at the next ODR)
COUNTER_BDR_IA	Counter BDR reaches the CNT_BDR_TH_[10:0] threshold set in <a href="#">COUNTER_BDR_REG1 (0Bh)</a> and <a href="#">COUNTER_BDR_REG2 (0Ch)</a> . Default value: 0 This bit is reset when these registers are read.
FIFO_OVR_LATCHED	Latched FIFO overrun status. Default value: 0 This bit is reset when this register is read.
DIFF_FIFO_[9:8]	Number of unread sensor data (TAG + 6 bytes) stored in FIFO. Default value: 00 In conjunction with DIFF_FIFO[7:0] in <a href="#">FIFO_STATUS1 (3Ah)</a>

## 9.41 TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h)

Timestamp first data output register (R). The value is expressed as a 32-bit word and the bit resolution is 25 µs.

Table 114. TIMESTAMP output registers

D31	D30	D29	D28	D27	D26	D25	D24
D23	D22	D21	D20	D19	D18	D17	D16
D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 115. TIMESTAMP output register description

D[31:0]	Timestamp output registers: 1LSB = 25 µs
---------	--

## 9.42 UI\_STATUS\_REG\_OIS (49h)

OIS status register (R)

Table 116. UI\_STATUS\_REG\_OIS register

0	0	0	0	0	GYRO_SETTLING	GDA	XLDA
---	---	---	---	---	---------------	-----	------

Table 117. UI\_STATUS\_REG\_OIS register description

GYRO_SETTLING	High when the gyroscope output is in the settling phase
GDA	Gyroscope data available (reset when one of the high parts of the output data is read)
XLDA	Accelerometer data available (reset when one of the high parts of the output data is read)

## 9.43 UI\_OUTX\_L\_G\_OIS (4Ah) and UI\_OUTX\_H\_G\_OIS (4Bh)

Angular rate sensor pitch axis (X) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the gyroscope full-scale and ODR (6.66 kHz) settings of the OIS gyroscope.

Table 118. UI\_OUTX\_L\_G\_OIS register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Table 119. UI\_OUTX\_H\_G\_OIS register

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

Table 120. UI\_OUTX\_H\_G\_OIS register description

D[15:0]	Gyroscope OIS chain pitch axis (X) angular rate output value
---------	--

## 9.44 UI\_OUTY\_L\_G\_OIS (4Ch) and UI\_OUTY\_H\_G\_OIS (4Dh)

Angular rate sensor roll axis (Y) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the gyroscope full-scale and ODR (6.66 kHz) settings of the OIS gyroscope.

Table 121. UI\_OUTY\_L\_G\_OIS register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Table 122. UI\_OUTY\_H\_G\_OIS register

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

Table 123. UI\_OUTY\_H\_G\_OIS register description

D[15:0]	Gyroscope OIS chain roll axis (Y) angular rate output value
---------	---

## 9.45

### UI\_OUTZ\_L\_G\_OIS (4Eh) and UI\_OUTZ\_H\_G\_OIS (4Fh)

Angular rate sensor yaw axis (Z) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the gyroscope full-scale and ODR (6.66 kHz) settings of the OIS gyroscope.

**Table 124. UI\_OUTZ\_L\_G\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 125. UI\_OUTZ\_H\_G\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 126. UI\_OUTZ\_H\_G\_OIS register description**

D[15:0]	Gyroscope OIS chain yaw axis (Z) angular rate output value
---------	--

## 9.46

### UI\_OUTX\_L\_A\_OIS (50h) and UI\_OUTX\_H\_A\_OIS (51h)

Linear acceleration sensor X-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR (6.66 kHz) settings of the OIS accelerometer.

**Table 127. UI\_OUTX\_L\_A\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 128. UI\_OUTX\_H\_A\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 129. UI\_OUTX\_H\_A\_OIS register description**

D[15:0]	Accelerometer OIS chain X-axis linear acceleration output value
---------	---

## 9.47

### UI\_OUTY\_L\_A\_OIS (52h) and UI\_OUTY\_H\_A\_OIS (53h)

Linear acceleration sensor Y-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR (6.66 kHz) settings of the OIS accelerometer.

**Table 130. UI\_OUTY\_L\_A\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 131. UI\_OUTY\_H\_A\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 132. UI\_OUTY\_H\_A\_OIS register description**

D[15:0]	Accelerometer OIS chain Y-axis linear acceleration output value
---------	---

## 9.48

### UI\_OUTZ\_L\_A\_OIS (54h) and UI\_OUTZ\_H\_A\_OIS (55h)

Linear acceleration sensor Z-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR (6.66 kHz) settings of the OIS accelerometer.

Table 133. UI\_OUTZ\_L\_A\_OIS register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Table 134. UI\_OUTZ\_H\_A\_OIS register

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

Table 135. UI\_OUTZ\_H\_A\_OIS register description

D[15:0]	Accelerometer OIS chain Z-axis linear acceleration output value
---------	---

## 9.49

### TAP\_CFG0 (56h)

Activity/inactivity functions, configuration of filtering, and tap recognition functions (R/W)

Table 136. TAP\_CFG0 register

0	INT_CLR_ON_READ	SLEEP_STATUS_ON_INT	SLOPE_FDS	TAP_X_EN	TAP_Y_EN	TAP_Z_EN	LIR
---	-----------------	---------------------	-----------	----------	----------	----------	-----

1. This bit must be set to 0 for the correct operation of the device.

Table 137. TAP\_CFG0 register description

INT_CLR_ON_READ	This bit allows immediately clearing the latched interrupts of an event detection upon the read of the corresponding status register. It must be set to 1 together with LIR. Default value: 0 (0: latched interrupt signal cleared at the end of the ODR period; 1: latched interrupt signal immediately cleared)
SLEEP_STATUS_ON_INT	Activity/inactivity interrupt mode configuration. If the INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled, drives the sleep status or sleep change on the INT pins. Default value: 0 (0: sleep change notification on INT pins; 1: sleep status reported on INT pins)
SLOPE_FDS	HPF or slope filter selection on wake-up and activity/inactivity functions. Default value: 0 (0: slope filter applied; 1: HPF applied)
TAP_X_EN	Enables X direction in tap recognition. Default value: 0 (0: X direction disabled; 1: X direction enabled)
TAP_Y_EN	Enables Y direction in tap recognition. Default value: 0 (0: Y direction disabled; 1: Y direction enabled)
TAP_Z_EN	Enables Z direction in tap recognition. Default value: 0 (0: Z direction disabled; 1: Z direction enabled)
LIR	Latched interrupt. Default value: 0 (0: interrupt request not latched; 1: interrupt request latched)

## 9.50 TAP\_CFG1 (57h)

Tap configuration register (R/W)

Table 138. TAP\_CFG1 register

TAP_PRIORITY_2	TAP_PRIORITY_1	TAP_PRIORITY_0	TAP_THS_X_4	TAP_THS_X_3	TAP_THS_X_2	TAP_THS_X_1	TAP_THS_X_0
----------------	----------------	----------------	-------------	-------------	-------------	-------------	-------------

Table 139. TAP\_CFG1 register description

TAP_PRIORITY_[2:0]	Selection of axis priority for tap detection (see Table 140)
TAP_THS_X_[4:0]	X-axis tap recognition threshold. Default value: 0 1 LSB = FS_XL / (2 <sup>5</sup> )

Table 140. TAP priority decoding

TAP_PRIORITY_[2:0]	Max. priority	Mid. priority	Min. priority
000	X	Y	Z
001	Y	X	Z
010	X	Z	Y
011	Z	Y	X
100	X	Y	Z
101	Y	Z	X
110	Z	X	Y
111	Z	Y	X

## 9.51 TAP\_CFG2 (58h)

Enables interrupt and inactivity functions, and tap recognition functions (R/W)

Table 141. TAP\_CFG2 register

INTERRUPTS_ENABLE	INACT_EN1	INACT_EN0	TAP_THS_Y_4	TAP_THS_Y_3	TAP_THS_Y_2	TAP_THS_Y_1	TAP_THS_Y_0
-------------------	-----------	-----------	-------------	-------------	-------------	-------------	-------------

Table 142. TAP\_CFG2 register description

INTERRUPTS_ENABLE	Enables basic interrupts (6D/4D, free-fall, wake-up, tap, inactivity). Default value: 0 (0: interrupt disabled; 1: interrupt enabled)
INACT_EN[1:0]	Enables activity/inactivity (sleep) function. Default value: 00 (00: stationary/motion-only interrupts generated, accelerometer and gyroscope do not change; 01: sets accelerometer ODR to 12.5 Hz (low-power mode), gyroscope does not change; 10: sets accelerometer ODR to 12.5 Hz (low-power mode), gyroscope to sleep mode; 11: sets accelerometer ODR to 12.5 Hz (low-power mode), gyroscope to power-down mode)
TAP_THS_Y_[4:0]	Y-axis tap recognition threshold. Default value: 0 1 LSB = FS_XL / (2 <sup>5</sup> )

## 9.52 TAP\_THS\_6D (59h)

Portrait/landscape position and tap function threshold register (R/W)

Table 143. TAP\_THS\_6D register

D4D_EN	SIXD_THS_1	SIXD_THS_0	TAP_THS_Z_4	TAP_THS_Z_3	TAP_THS_Z_2	TAP_THS_Z_1	TAP_THS_Z_0
--------	------------	------------	-------------	-------------	-------------	-------------	-------------

Table 144. TAP\_THS\_6D register description

D4D_EN	Enables 4D orientation detection. Z-axis position detection is disabled. Default value: 0 (0: disabled; 1: enabled)
SIXD_THS_[1:0]	Threshold for 4D/6D function. Default value: 00 For details, refer to Table 145.
TAP_THS_Z_[4:0]	Z-axis recognition threshold. Default value: 0 1 LSB = FS_XL / (2 <sup>5</sup> )

Table 145. Threshold for D4D/D6D function

SIXD_THS_[1:0]	Threshold value
00	80 degrees
01	70 degrees
10	60 degrees
11	50 degrees

## 9.53 INT\_DUR2 (5Ah)

Tap recognition function setting register (R/W)

Table 146. TAP\_DUR register

DUR_3	DUR_2	DUR_1	DUR_0	QUIET_1	QUIET_0	SHOCK_1	SHOCK_0
-------	-------	-------	-------	---------	---------	---------	---------

Table 147. TAP\_DUR register description

DUR_[3:0]	Duration of maximum time gap for double tap recognition. Default: 0000 When double-tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double-tap event. The default value of these bits is 0000b which corresponds to 16/ODR_XL time. If the DUR_[3:0] bits are set to a different value, 1LSB corresponds to 32/ODR_XL time.
QUIET_[1:0]	Expected quiet time after a tap detection. Default value: 00 Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default value of these bits is 00b which corresponds to 2/ODR_XL time. If the QUIET_[1:0] bits are set to a different value, 1LSB corresponds to 4/ODR_XL time.
SHOCK_[1:0]	Maximum duration of overthreshold event. Default value: 00 Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4/ODR_XL time. If the SHOCK_[1:0] bits are set to a different value, 1LSB corresponds to 8/ODR_XL time.

## 9.54 WAKE\_UP\_THS (5Bh)

Single/double-tap selection and wake-up configuration (R/W)

Table 148. WAKE\_UP\_THS register

SINGLE_DOUBLE_TAP	USR_OFF_ON_WU	WK_THS_5	WK_THS_4	WK_THS_3	WK_THS_2	WK_THS_1	WK_THS_0
-------------------	---------------	----------	----------	----------	----------	----------	----------

Table 149. WAKE\_UP\_THS register description

SINGLE_DOUBLE_TAP	Enables single/double-tap event. Default value: 0 (0: only single-tap event enabled; 1: both single and double-tap events enabled)
USR_OFF_ON_WU	Drives the low-pass filtered data with user offset correction (instead of high-pass filtered data) to the wake-up and the activity/inactivity functions. Default value: 0
WK_THS_[5:0]	Wake-up threshold. The resolution of the threshold depends on the value of WU_INACT_THS_W_[2:0] in the WAKE_UP_DUR (5Ch) register. Default value: 000000

## 9.55 WAKE\_UP\_DUR (5Ch)

Free-fall, wake-up, and sleep mode functions duration setting register (R/W)

Table 150. WAKE\_UP\_DUR register

FF_DUR_5	WAKE_DUR_1	WAKE_DUR_0	WAKE_THS_W	SLEEP_DUR_3	SLEEP_DUR_2	SLEEP_DUR_1	SLEEP_DUR_0
----------	------------	------------	------------	-------------	-------------	-------------	-------------

Table 151. WAKE\_UP\_DUR register description

FF_DUR_5	Free-fall duration event. Default: 0 For the complete configuration of the free-fall duration, refer to FF_DUR_[4:0] in the FREE_FALL (5Dh) configuration. 1 LSB = 1/ODR_XL time
WAKE_DUR_[1:0]	Wake-up duration event. Default: 00 1 LSB = 1/ODR_XL time
WAKE_THS_W	Weight of 1 LSB of wakeup threshold. Default: 0 (0: 1 LSB = FS_XL / (2 <sup>6</sup> ); 1: 1 LSB = FS_XL / (2 <sup>8</sup> ) )
SLEEP_DUR_[3:0]	Duration to go in sleep mode. Default value: 0000 (this corresponds to 16 ODR) 1 LSB = 512/ODR_XL time

## 9.56 FREE\_FALL (5Dh)

Free-fall function duration setting register (R/W)

**Table 152. FREE\_FALL register**

FF_DUR_4	FF_DUR_3	FF_DUR_2	FF_DUR_1	FF_DUR_0	FF_THS_2	FF_THS_1	FF_THS_0
----------	----------	----------	----------	----------	----------	----------	----------

**Table 153. FREE\_FALL register description**

FF_DUR_[4:0]	Free-fall duration event. Default: 0 For the complete configuration of the free-fall duration, refer to FF_DUR_5 in the <a href="#">WAKE_UP_DUR (5Ch)</a> configuration.
FF_THS_[2:0]	Free-fall threshold setting. Default: 000 For details refer to <a href="#">Table 154</a> .

**Table 154. Threshold for free-fall function**

FF_THS_[2:0]	Threshold value
000	156 mg
001	219 mg
010	250 mg
011	312 mg
100	344 mg
101	406 mg
110	469 mg
111	500 mg

## 9.57

**MD1\_CFG (5Eh)**

Functions routing to the INT1 pin register (R/W)

**Table 155. MD1\_CFG register**

INT1_SLEEP_CHANGE	INT1_SINGLE_TAP	INT1_WU	INT1_FF	INT1_DOUBLE_TAP	INT1_6D	INT1_EMB_FUNC	INT1_SHUB
-------------------	-----------------	---------	---------	-----------------	---------	---------------	-----------

**Table 156. MD1\_CFG register description**

INT1_SLEEP_CHANGE	Routing activity/inactivity recognition event to INT1. Default: 0 (0: routing activity/inactivity event to INT1 disabled; 1: routing activity/inactivity event to INT1 enabled)
INT1_SINGLE_TAP	Routing single-tap recognition event to INT1. Default: 0 (0: routing single-tap event to INT1 disabled; 1: routing single-tap event to INT1 enabled)
INT1_WU	Routing wake-up event to INT1. Default value: 0 (0: routing wake-up event to INT1 disabled; 1: routing wake-up event to INT1 enabled)
INT1_FF	Routing free-fall event to INT1. Default value: 0 (0: routing free-fall event to INT1 disabled; 1: routing free-fall event to INT1 enabled)
INT1_DOUBLE_TAP	Routing tap event to INT1. Default value: 0 (0: routing double-tap event to INT1 disabled; 1: routing double-tap event to INT1 enabled)
INT1_6D	Routing 6D event to INT1. Default value: 0 (0: routing 6D event to INT1 disabled; 1: routing 6D event to INT1 enabled)
INT1_EMB_FUNC	Routing embedded functions event to INT1. Default value: 0 (0: routing embedded functions event to INT1 disabled; 1: routing embedded functions event to INT1 enabled)
INT1_SHUB	Routing sensor hub communication concluded event to INT1. Default value: 0 (0: routing sensor hub communication concluded event to INT1 disabled; 1: routing sensor hub communication concluded event to INT1 enabled)

1. *Activity/inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP\_STATUS\_ON\_INT bit in the TAP\_CFG0 (56h) register.*

## 9.58 MD2\_CFG (5Fh)

Functions routing to INT2 pin register (R/W)

**Table 157. MD2\_CFG register**

INT2_SLEEP_CHANGE	INT2_SINGLE_TAP	INT2_WU	INT2_FF	INT2_DOUBLE_TAP	INT2_6D	INT2_EMB_FUNC	INT2_TIMESTAMP
-------------------	-----------------	---------	---------	-----------------	---------	---------------	----------------

**Table 158. MD2\_CFG register description**

INT2_SLEEP_CHANGE	Routing activity/inactivity recognition event to INT2. Default: 0 (0: routing activity/inactivity event to INT2 disabled; 1: routing activity/inactivity event to INT2 enabled)
INT2_SINGLE_TAP	Single-tap recognition routing to INT2. Default: 0 (0: routing single-tap event to INT2 disabled; 1: routing single-tap event to INT2 enabled)
INT2_WU	Routing wake-up event to INT2. Default value: 0 (0: routing wake-up event to INT2 disabled; 1: routing wake-up event to INT2 enabled)
INT2_FF	Routing free-fall event to INT2. Default value: 0 (0: routing free-fall event to INT2 disabled; 1: routing free-fall event to INT2 enabled)
INT2_DOUBLE_TAP	Routing tap event to INT2. Default value: 0 (0: routing double-tap event to INT2 disabled; 1: routing double-tap event to INT2 enabled)
INT2_6D	Routing 6D event to INT2. Default value: 0 (0: routing 6D event to INT2 disabled; 1: routing 6D event to INT2 enabled)
INT2_EMB_FUNC	Routing embedded functions event to INT2. Default value: 0 (0: routing embedded functions event to INT2 disabled; 1: routing embedded functions event to INT2 enabled)
INT2_TIMESTAMP	Enables routing the alert for timestamp overflow within 6.4 ms to the INT2 pin.

1. *Activity/inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP\_STATUS\_ON\_INT bit in the TAP\_CFG0 (56h) register.*

## 9.59 I3C\_BUS\_AVB (62h)

I3C\_BUS\_AVB register (R/W)

**Table 159. I3C\_BUS\_AVB register**

0 <sup>(1)</sup>	IBI_RST_ACK	0 <sup>(1)</sup>	I3C_Bus_Avb_Sel1	I3C_Bus_Avb_Sel0	0 <sup>(1)</sup>	0 <sup>(1)</sup>	PD_DIS_INT1
------------------	-------------	------------------	------------------	------------------	------------------	------------------	-------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 160. I3C\_BUS\_AVB register description**

IBI_RST_ACK	When this bit is set to 1, the IBI is reset with master acknowledge. When this bit is set to 0, the IBI is reset when the interrupt is served (reading output data or the interrupt source registers).
I3C_Bus_Avb_Sel[1:0]	These bits are used to select the bus available time when the I3C IBI is used. Default value: 00 (00: bus available time equal to 50 $\mu$ sec (default); 01: bus available time equal to 2 $\mu$ sec; 10: bus available time equal to 1 msec; 11: bus available time equal to 25 msec)
PD_DIS_INT1	This bit allows disabling the INT1 pull-down. (0: pull-down on INT1 enabled (pull-down is effectively connected only when no interrupts are routed to the INT1 pin or when I3C dynamic address is assigned); 1: pull-down on INT1 disabled (pull-down not connected))

## 9.60 INTERNAL\_FREQ\_FINE (63h)

Internal frequency register (R)

**Table 161. INTERNAL\_FREQ\_FINE register**

FREQ_FINE_7	FREQ_FINE_6	FREQ_FINE_5	FREQ_FINE_4	FREQ_FINE_3	FREQ_FINE_2	FREQ_FINE_1	FREQ_FINE_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 162. INTERNAL\_FREQ\_FINE register description**

FREQ_FINE_[7:0]	Difference in percentage of the effective ODR (and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, two's complement.
-----------------	---

## 9.61 UI\_INT\_OIS (6Fh)

Enable setting of OIS interrupt configuration and accelerometer self-test register. The primary interface can write this register when the OIS\_CTRL\_FROM\_UI bit in the [FUNC\\_CFG\\_ACCESS \(01h\)](#) register is equal to 1 (primary IF full-control mode). This register is read-only when the OIS\_CTRL\_FROM\_UI bit is equal to 0 (SPI2 full-control mode) and shows the content of the [SPI2\\_INT\\_OIS \(6Fh\)](#) register.

**Table 163. UI\_INT\_OIS register**

INT2_DRDY_OIS	LVL2_OIS	DEN_LH_OIS	0 <sup>(1)</sup>	SPI2_READ_EN	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>
---------------	----------	------------	------------------	--------------	------------------	------------------	------------------

1. *This bit must be set to 0 for the correct operation of the device.*

**Table 164. UI\_INT\_OIS register description**

INT2_DRDY_OIS	Enables OIS chain DRDY on INT2 pin. This setting has priority over all other INT2 settings.
LVL2_OIS	Enables level-sensitive latched mode on the OIS chain. Default value: 0
DEN_LH_OIS	Indicates polarity of DEN signal on OIS chain (0: DEN pin is active-low; 1: DEN pin is active-high)
SPI2_READ_EN	In primary IF full-control mode, enables auxiliary SPI for reading OIS data in registers <a href="#">SPI2_OUTX_L_G_OIS (22h)</a> and <a href="#">SPI2_OUTX_H_G_OIS (23h)</a> through <a href="#">SPI2_OUTZ_L_A_OIS (2Ch)</a> and <a href="#">SPI2_OUTZ_H_A_OIS (2Dh)</a> . Default value: 0 (0: reading OIS data from auxiliary SPI disabled; 1: reading OIS data from auxiliary SPI enabled)

## 9.62

**UI\_CTRL1\_OIS (70h)**

OIS configuration register. The primary interface can write this register when the OIS\_CTRL\_FROM\_UI bit in the FUNC\_CFG\_ACCESS (01h) register is equal to 1 (primary IF full-control mode). This register is read-only when the OIS\_CTRL\_FROM\_UI bit is equal to 0 (SPI2 full-control mode) and shows the content of the SPI2\_CTRL1\_OIS (70h) register.

**Table 165. UI\_CTRL1\_OIS register**

0 <sup>(1)</sup>	LVL1_OIS	SIM_OIS	Mode4_EN	FS1_G_OIS	FS0_G_OIS	FS_125_OIS	OIS_EN_SPI2
------------------	----------	---------	----------	-----------	-----------	------------	-------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 166. UI\_CTRL1\_OIS register description**

LVL1_OIS	Enables level-sensitive trigger mode on the OIS chain. Default value: 0
SIM_OIS	SPI2 3- or 4-wire interface. Default value: 0 (0: 4-wire SPI2; 1: 3-wire SPI2)
Mode4_EN	Enables accelerometer OIS chain. When the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS (01h) register is equal to 1 (primary IF full-control mode enabled), the accelerometer OIS outputs are available through the primary interface in registers UI_OUTX_L_A_OIS (50h) and UI_OUTX_H_A_OIS (51h) through UI_OUTZ_L_A_OIS (54h) and UI_OUTZ_H_A_OIS (55h) and UI_STATUS_REG_OIS (49h). Note: OIS_EN_SPI2 must be enabled (that is, set to 1) to enable also the accelerometer OIS chain.
FS[1:0]_G_OIS	Selects gyroscope OIS chain full-scale (00: ±250 dps; 01: ±500 dps; 10: ±1000 dps; 11: ±2000 dps)
FS_125_OIS	Selects gyroscope OIS chain full-scale ±125 dps (0: FS selected through bits FS[1:0]_OIS_G; 1: ±125 dps)
OIS_EN_SPI2	Enables OIS chain data processing for gyroscope in mode 3 and mode 4 (mode4_en = 1) and accelerometer data in and mode 4 (mode4_en = 1). When the OIS_CTRL_FROM_UI bit in FUNC_CFG_ACCESS (01h) register is equal to 1 (primary IF full-control mode enabled), the gyroscope OIS outputs are available through the primary interface in registers UI_OUTX_L_G_OIS (4Ah) and UI_OUTX_H_G_OIS (4Bh) through UI_OUTZ_L_G_OIS (4Eh) and UI_OUTZ_H_G_OIS (4Fh) and UI_STATUS_REG_OIS (49h), and LPF1 is dedicated to this chain.

DEN mode selection can be done using the LVL1\_OIS bit of register UI\_CTRL1\_OIS (70h) and the LVL2\_OIS bit of register UI\_INT\_OIS (6Fh).

DEN mode on the OIS path is active in the gyroscope only.

**Table 167. DEN mode selection**

LVL1_OIS, LVL2_OIS	DEN mode
10	Level-sensitive trigger mode is selected
11	Level-sensitive latched mode is selected

## 9.63 UI\_CTRL2\_OIS (71h)

OIS configuration register. The primary interface can write this register when the OIS\_CTRL\_FROM\_UI bit in the FUNC\_CFG\_ACCESS (01h) register is equal to 1 (primary IF full-control mode). This register is read-only when the OIS\_CTRL\_FROM\_UI bit is equal to 0 (SPI2 full-control mode) and shows the content of the SPI2\_CTRL2\_OIS (71h) register.

**Table 168. UI\_CTRL2\_OIS register**

-	-	HPM1_OIS	HPM0_OIS	0 <sup>(1)</sup>	FTYPE_1_OIS	FTYPE_0_OIS	HP_EN_OIS
---	---	----------	----------	------------------	-------------	-------------	-----------

1. This bit must be set to 0 for the correct operation of the device.

**Table 169. UI\_CTRL2\_OIS register description**

HPM[1:0]_OIS	Selects gyroscope OIS chain digital high-pass filter cutoff. Default value: 00 (00: 16 mHz; 01: 65 mHz; 10: 260 mHz; 11: 1.04 Hz)
FTYPE_[1:0]_OIS	Selects gyroscope digital LPF1 filter bandwidth. Table 170 shows cutoff and phase values obtained with all configurations.
HP_EN_OIS	Enables gyroscope OIS chain digital high-pass filter

**Table 170. Gyroscope OIS chain digital LPF1 filter bandwidth selection**

FTYPE_[1:0]_OIS	Cutoff [Hz]	Phase @ 20 Hz [°]
00	335.5	-6.69
01	232.0	-8.78
10	171.1	-11.18
11	609.0	-4.91

## 9.64 UI\_CTRL3\_OIS (72h)

OIS configuration register. The primary interface can write this register when the OIS\_CTRL\_FROM\_UI bit in the FUNC\_CFG\_ACCESS (01h) register is equal to 1 (primary IF full-control mode). This register is read-only when the OIS\_CTRL\_FROM\_UI bit is equal to 0 (SPI2 full-control mode) and shows the content of the SPI2\_CTRL3\_OIS (72h) register.

**Table 171. UI\_CTRL3\_OIS register**

FS1_XL_OIS	FS0_XL_OIS	FILTER_XL_CONF_OIS_2	FILTER_XL_CONF_OIS_1	FILTER_XL_CONF_OIS_0	0 <sup>(1)</sup>	0 <sup>(1)</sup>	ST_OIS_CLAMPDIS
------------	------------	----------------------	----------------------	----------------------	------------------	------------------	-----------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 172. UI\_CTRL3\_OIS register description**

FS[1:0]_XL_OIS	Selects accelerometer OIS channel full-scale. See <a href="#">Table 173</a> .
FILTER_XL_CONF_OIS_[2:0]	Selects accelerometer OIS channel bandwidth. See <a href="#">Table 174</a> .
ST_OIS_CLAMPDIS	Disables OIS chain clamp (0: all OIS chain outputs = 8000h during self-test; 1: OIS chain self-test outputs as shown in <a href="#">Table 175</a> .

**Table 173. Accelerometer OIS channel full-scale selection**

FS[1:0]_XL_OIS	XL_FS_MODE = 0		XL_FS_MODE = 1
	XL UI ON	XL UI PD	-
00 (default)		±2 g	±2 g
01		±16 g	±2 g
10	Full-scale selected from user interface	±4 g	±4 g
11		±8 g	±8 g

Note:

XL\_FS\_MODE bit is in [CTRL8\\_XL \(17h\)](#).

When the accelerometer full-scale value is selected only from the UI side, it is readable also from the OIS side.

**Table 174. Accelerometer OIS channel bandwidth and phase**

FILTER_XL_CONF_OIS[2:0]	Typ. overall bandwidth [Hz]	Typ. overall phase [°]
000	289	-5.72 @ 20 Hz
001	258	-6.80 @ 20 Hz
010	120	-13.2 @ 20 Hz
011	65.1	-21.5 @ 20 Hz
100	33.2	-19.1 @ 10 Hz
101	16.6	-33.5 @ 10 Hz
110	8.30	-26.7 @ 4 Hz
111	4.14	-26.2 @ 2 Hz

**Table 175. Self-test nominal output variation**

Full scale	Output variation [dps]
±2000	±400
±1000	±200
±500	±100
±250	±50
±125	±25

## 9.65 X\_OFS\_USR (73h)

Accelerometer X-axis user offset correction (R/W). The offset value set in the X\_OFS\_USR offset register is internally subtracted from the acceleration value measured on the X-axis.

**Table 176. X\_OFS\_USR register**

X_OFS_USR_7	X_OFS_USR_6	X_OFS_USR_5	X_OFS_USR_4	X_OFS_USR_3	X_OFS_USR_2	X_OFS_USR_1	X_OFS_USR_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 177. X\_OFS\_USR register description**

X_OFS_USR_[7:0]	Accelerometer X-axis user offset correction weight, expressed in two's complement, depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].
-----------------	--

## 9.66 Y\_OFS\_USR (74h)

Accelerometer Y-axis user offset correction (R/W). The offset value set in the Y\_OFS\_USR offset register is internally subtracted from the acceleration value measured on the Y-axis.

**Table 178. Y\_OFS\_USR register**

Y_OFS_USR_7	Y_OFS_USR_6	Y_OFS_USR_5	Y_OFS_USR_4	Y_OFS_USR_3	Y_OFS_USR_2	Y_OFS_USR_1	Y_OFS_USR_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 179. Y\_OFS\_USR register description**

Y_OFS_USR_[7:0]	Accelerometer Y-axis user offset calibration weight, expressed in two's complement, depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127, +127].
-----------------	---

## 9.67 Z\_OFS\_USR (75h)

Accelerometer Z-axis user offset correction (R/W). The offset value set in the Z\_OFS\_USR offset register is internally subtracted from the acceleration value measured on the Z-axis.

**Table 180. Z\_OFS\_USR register**

Z_OFS_USR_7	Z_OFS_USR_6	Z_OFS_USR_5	Z_OFS_USR_4	Z_OFS_USR_3	Z_OFS_USR_2	Z_OFS_USR_1	Z_OFS_USR_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 181. Z\_OFS\_USR register description**

Z_OFS_USR_[7:0]	Accelerometer Z-axis user offset calibration weight, expressed in two's complement, depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127, +127].
-----------------	---

## 9.68 FIFO\_DATA\_OUT\_TAG (78h)

FIFO tag register (R)

Table 182. FIFO\_DATA\_OUT\_TAG register

TAG_SENSOR_4	TAG_SENSOR_3	TAG_SENSOR_2	TAG_SENSOR_1	TAG_SENSOR_0	TAG_CNT_1	TAG_CNT_0	TAG_PARITY
--------------	--------------	--------------	--------------	--------------	-----------	-----------	------------

Table 183. FIFO\_DATA\_OUT\_TAG register description

TAG_SENSOR_[4:0]	FIFO tag: identifies the sensor in: <a href="#">FIFO_DATA_OUT_X_L (79h)</a> and <a href="#">FIFO_DATA_OUT_X_H (7Ah)</a> , <a href="#">FIFO_DATA_OUT_Y_L (7Bh)</a> and <a href="#">FIFO_DATA_OUT_Y_H (7Ch)</a> , and <a href="#">FIFO_DATA_OUT_Z_L (7Dh)</a> and <a href="#">FIFO_DATA_OUT_Z_H (7Eh)</a> For details, refer to Table 184
TAG_CNT_[1:0]	2-bit counter which identifies sensor time slot
TAG_PARITY	Parity check of TAG content

Table 184. FIFO tag

TAG_SENSOR_[4:0]	Sensor name
0x01	Gyroscope NC
0x02	Accelerometer NC
0x03	Temperature
0x04	Timestamp
0x05	CFG_Change
0x06	Accelerometer NC_T_2
0x07	Accelerometer NC_T_1
0x08	Accelerometer 2xC
0x09	Accelerometer 3xC
0x0A	Gyroscope NC_T_2
0x0B	Gyroscope NC_T_1
0x0C	Gyroscope 2xC
0x0D	Gyroscope 3xC
0x0E	Sensor Hub Slave 0
0x0F	Sensor Hub Slave 1
0x10	Sensor Hub Slave 2
0x11	Sensor Hub Slave 3
0x12	Step Counter
0x19	Sensor Hub Nack

## 9.69 FIFO\_DATA\_OUT\_X\_L (79h) and FIFO\_DATA\_OUT\_X\_H (7Ah)

FIFO data output X (R)

**Table 185.** FIFO\_DATA\_OUT\_X\_H and FIFO\_DATA\_OUT\_X\_L registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

**Table 186.** FIFO\_DATA\_OUT\_X\_H and FIFO\_DATA\_OUT\_X\_L register description

D[15:0]	FIFO X-axis output
---------	--------------------

## 9.70 FIFO\_DATA\_OUT\_Y\_L (7Bh) and FIFO\_DATA\_OUT\_Y\_H (7Ch)

FIFO data output Y (R)

**Table 187.** FIFO\_DATA\_OUT\_Y\_H and FIFO\_DATA\_OUT\_Y\_L registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

**Table 188.** FIFO\_DATA\_OUT\_Y\_H and FIFO\_DATA\_OUT\_Y\_L register description

D[15:0]	FIFO Y-axis output
---------	--------------------

## 9.71 FIFO\_DATA\_OUT\_Z\_L (7Dh) and FIFO\_DATA\_OUT\_Z\_H (7Eh)

FIFO data output Z (R)

**Table 189.** FIFO\_DATA\_OUT\_Z\_H and FIFO\_DATA\_OUT\_Z\_L registers

D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

**Table 190.** FIFO\_DATA\_OUT\_Z\_H and FIFO\_DATA\_OUT\_Z\_L register description

D[15:0]	FIFO Z-axis output
---------	--------------------

## 10 SPI2 register mapping

The table given below provides a list of the 8/16-bit registers embedded in the device and the corresponding addresses.

All these registers are accessible from the auxiliary SPI interface only.

Table 191. SPI2 register address map

Name	Type	Register address		Default
		Hex	Binary	
SPI2_WHO_AM_I	R	0F	00001111	output
SPI2_STATUS_REG_OIS	R	1E	00011110	output
SPI2_OUT_TEMP_L	R	20	00100000	output
SPI2_OUT_TEMP_H	R	21	00100001	output
SPI2_OUTX_L_G_OIS	R	22	00100010	output
SPI2_OUTX_H_G_OIS	R	23	00100011	output
SPI2_OUTY_L_G_OIS	R	24	00100100	output
SPI2_OUTY_H_G_OIS	R	25	00100101	output
SPI2_OUTZ_L_G_OIS	R	26	00100110	output
SPI2_OUTZ_H_G_OIS	R	27	00100111	output
SPI2_OUTX_L_A_OIS	R	28	00101000	output
SPI2_OUTX_H_A_OIS	R	29	00101001	output
SPI2_OUTY_L_A_OIS	R	2A	00101010	output
SPI2_OUTY_H_A_OIS	R	2B	00101011	output
SPI2_OUTZ_L_A_OIS	R	2C	00101100	output
SPI2_OUTZ_H_A_OIS	R	2D	00101101	output
SPI2_INT_OIS	RW (SPI2 full-control mode) R (primary IF full-control mode)	6F	01101111	00000000
SPI2_CTRL1_OIS	RW (SPI2 full-control mode) R (primary IF full-control mode)	70	01110000	00000000
SPI2_CTRL2_OIS	RW (SPI2 full-control mode) R (primary IF full-control mode)	71	01110001	00000000
SPI2_CTRL3_OIS	RW (SPI2 full-control mode) R (primary IF full-control mode)	72	01110010	00000000

Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

## 11 SPI2 register description

### 11.1 SPI2\_WHO\_AM\_I (0Fh)

WHO\_AM\_I register (R). This is a read-only register. Its value is fixed at 6Ch.

Table 192. SPI2\_WHO\_AM\_I register

0	1	1	0	1	1	0	0
---	---	---	---	---	---	---	---

### 11.2 SPI2\_STATUS\_REG\_OIS (1Eh)

The SPI2\_STATUS\_REG\_OIS register is read by the auxiliary SPI (R).

Table 193. SPI\_STATUS\_REG\_OIS register

0	0	0	0	0	GYRO_SETTLING	GDA	XLDA
---	---	---	---	---	---------------	-----	------

Table 194. SPI\_STATUS\_REG\_OIS description

GYRO_SETTLING	High when the gyroscope output is in the settling phase
GDA	Gyroscope data available (reset when one of the high parts of the output data is read)
XLDA	Accelerometer data available (reset when one of the high parts of the output data is read)

### 11.3 SPI2\_OUT\_TEMP\_L (20h) and SPI2\_OUT\_TEMP\_H (21h)

Temperature data output register (R). L and H registers together express a 16-bit word in two's complement.

Table 195. SPI2\_OUT\_TEMP\_L register

Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0
-------	-------	-------	-------	-------	-------	-------	-------

Table 196. SPI2\_OUT\_TEMP\_H register

Temp15	Temp14	Temp13	Temp12	Temp11	Temp10	Temp9	Temp8
--------	--------	--------	--------	--------	--------	-------	-------

Table 197. SPI2\_OUT\_TEMP register description

Temp[15:0]	Temperature sensor output data The value is expressed as two's complement sign extended on the MSB.
------------	--

## 11.4 SPI2\_OUTX\_L\_G\_OIS (22h) and SPI2\_OUTX\_H\_G\_OIS (23h)

Angular rate sensor pitch axis (X) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the gyroscope full-scale and ODR (6.66 kHz) settings of the OIS gyroscope.

**Table 198. SPI2\_OUTX\_L\_G\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 199. SPI2\_OUTX\_H\_G\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 200. SPI2\_OUTX\_H\_G\_OIS register description**

D[15:0]	Gyroscope OIS chain pitch axis (X) angular rate output value
---------	--

## 11.5 SPI2\_OUTY\_L\_G\_OIS (24h) and SPI2\_OUTY\_H\_G\_OIS (25h)

Angular rate sensor roll axis (Y) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the gyroscope full-scale and ODR (6.66 kHz) settings of the OIS gyroscope.

**Table 201. SPI2\_OUTY\_L\_G\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 202. SPI2\_OUTY\_H\_G\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 203. SPI2\_OUTY\_H\_G\_OIS register description**

D[15:0]	Gyroscope OIS chain roll axis (Y) angular rate output value
---------	---

## 11.6 SPI2\_OUTZ\_L\_G\_OIS (26h) and SPI2\_OUTZ\_H\_G\_OIS (27h)

Angular rate sensor yaw axis (Z) angular rate output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the gyroscope full-scale and ODR (6.66 kHz) settings of the OIS gyroscope.

**Table 204. SPI2\_OUTZ\_L\_G\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 205. SPI2\_OUTZ\_H\_G\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 206. SPI2\_OUTZ\_H\_G\_OIS register description**

D[15:0]	Gyroscope OIS chain yaw axis (Z) angular rate output value
---------	--

## 11.7

### SPI2\_OUTX\_L\_A\_OIS (28h) and SPI2\_OUTX\_H\_A\_OIS (29h)

Linear acceleration sensor X-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR (6.66 kHz) settings of the OIS accelerometer.

**Table 207. SPI2\_OUTX\_L\_A\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 208. SPI2\_OUTX\_H\_A\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 209. SPI2\_OUTX\_H\_A\_OIS register description**

D[15:0]	Accelerometer UI chain X-axis linear acceleration output value
---------	--

## 11.8

### SPI2\_OUTY\_L\_A\_OIS (2Ah) and SPI2\_OUTY\_H\_A\_OIS (2Bh)

Linear acceleration sensor Y-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR (6.66 kHz) settings of the OIS accelerometer.

**Table 210. SPI2\_OUTY\_L\_A\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 211. SPI2\_OUTY\_H\_A\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 212. SPI2\_OUTY\_H\_A\_OIS register description**

D[15:0]	Accelerometer UI chain Y-axis linear acceleration output value
---------	--

## 11.9

### SPI2\_OUTZ\_L\_A\_OIS (2Ch) and SPI2\_OUTZ\_H\_A\_OIS (2Dh)

Linear acceleration sensor Z-axis output register (R). The value is expressed as a 16-bit word in two's complement.

Data are according to the accelerometer full-scale and ODR (6.66 kHz) settings of the OIS accelerometer.

**Table 213. SPI2\_OUTZ\_L\_A\_OIS register**

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

**Table 214. SPI2\_OUTZ\_H\_A\_OIS register**

D15	D14	D13	D12	D11	D10	D9	D8
-----	-----	-----	-----	-----	-----	----	----

**Table 215. SPI2\_OUTZ\_H\_A\_OIS register description**

D[15:0]	Accelerometer UI chain Z-axis linear acceleration output value
---------	--

## 11.10 SPI2\_INT\_OIS (6Fh)

OIS interrupt configuration register and accelerometer self-test enable setting. The auxiliary SPI interface can write this register when the OIS\_CTRL\_FROM\_UI bit in the FUNC\_CFG\_ACCESS (01h) register is equal to 0 (SPI2 full-control mode). This register is read-only when the OIS\_CTRL\_FROM\_UI bit is equal to 1 (primary IF full-control mode) and shows the content of the UI\_INT\_OIS (6Fh) register.

Table 216. SPI\_INT\_OIS register

INT2_DRDY_OIS	LVL2_OIS	DEN_LH_OIS	-	-	0 <sup>(1)</sup>	ST1_XL_OIS	ST0_XL_OIS
---------------	----------	------------	---	---	------------------	------------	------------

1. This bit must be set to 0 for the correct operation of the device.

Table 217. SPI\_INT\_OIS register description

INT2_DRDY_OIS	Enables OIS chain DRDY on the INT2 pin. This setting has priority over all other INT2 settings.
LVL2_OIS	Enables level-sensitive latched mode on the OIS chain. Default value: 0
DEN_LH_OIS	Indicates polarity of DEN signal on OIS chain (0: DEN pin is active-low; 1: DEN pin is active-high)
ST[1:0]_XL_OIS	Selects accelerometer self-test - active only if the accelerometer OIS chain is enabled. Default value: 00 (00: normal mode; 01: positive sign self-test; 10: negative sign self-test; 11: reserved)

## 11.11 SPI2\_CTRL1\_OIS (70h)

OIS configuration register. The auxiliary SPI interface can write this register when the OIS\_CTRL\_FROM\_UI bit in the [FUNC\\_CFG\\_ACCESS \(01h\)](#) register is equal to 0 (SPI2 full-control mode). This register is read-only when the OIS\_CTRL\_FROM\_UI bit is equal to 1 (primary IF full-control mode) and shows the content of the [UI\\_INT\\_OIS \(6Fh\)](#) register.

**Table 218. SPI\_CTRL1\_OIS register**

0 <sup>(1)</sup>	LVL1_OIS	SIM_OIS	Mode4_EN	FS1_G_OIS	FS0_G_OIS	FS_125_OIS	OIS_EN_SPI2
------------------	----------	---------	----------	-----------	-----------	------------	-------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 219. SPI\_CTRL1\_OIS register description**

LVL1_OIS	Enables level-sensitive trigger mode on the OIS chain. Default value: 0
SIM_OIS	SPI2 3- or 4-wire interface. Default value: 0 (0: 4-wire SPI2; 1: 3-wire SPI2)
Mode4_EN	Enables the accelerometer OIS chain. OIS outputs are available through SPI2 in registers <a href="#">SPI2_OUTX_L_A_OIS (28h)</a> and <a href="#">SPI2_OUTX_H_A_OIS (29h)</a> through <a href="#">SPI2_OUTZ_L_A_OIS (2Ch)</a> and <a href="#">SPI2_OUTZ_H_A_OIS (2Dh)</a> and <a href="#">STATUS_REG_OIS (1Eh)</a> . Note: OIS_EN_SPI2 must be enabled (that is, set to 1) to enable also the accelerometer OIS chain.
FS[1:0]_G_OIS	Selects the gyroscope OIS chain full-scale (00: ± 250 dps; 01: ± 500 dps; 10: ± 1000 dps; 11: ± 2000 dps)
FS_125_OIS	Selects the gyroscope OIS chain full-scale ±125 dps (0: FS selected through bits FS[1:0]_OIS_G; 1: ±125 dps)
OIS_EN_SPI2	Enables the OIS chain data processing for gyro in mode 3 and mode 4 (mode4_en = 1) and accelerometer data in mode 4 (mode4_en = 1). When the OIS chain is enabled, the OIS outputs are available through the SPI2 in registers <a href="#">SPI2_OUTX_L_G_OIS (22h)</a> and <a href="#">SPI2_OUTX_H_G_OIS (23h)</a> through <a href="#">SPI2_OUTZ_L_G_OIS (26h)</a> and <a href="#">SPI2_OUTZ_H_G_OIS (27h)</a> and <a href="#">STATUS_REG (1Eh)</a> and <a href="#">STATUS_REG_OIS (1Eh)</a> , and LPF1 is dedicated to this chain.

DEN mode selection can be done using the LVL1\_OIS bit of register [UI\\_CTRL1\\_OIS \(70h\)](#) and the LVL2\_OIS bit of register [UI\\_INT\\_OIS \(6Fh\)](#).

DEN mode on the OIS path is active in the gyroscope only.

**Table 220. DEN mode selection**

LVL1_OIS, LVL2_OIS	DEN mode
10	Level-sensitive trigger mode is selected
11	Level-sensitive latched mode is selected

## 11.12 SPI2\_CTRL2\_OIS (71h)

OIS configuration register. The auxiliary SPI interface can write this register when the OIS\_CTRL\_FROM\_UI bit in the [FUNC\\_CFG\\_ACCESS \(01h\)](#) register is equal to 0 (SPI2 full-control mode). This register is read-only when the OIS\_CTRL\_FROM\_UI bit is equal to 1 (primary IF full-control mode) and shows the content of the [UI\\_INT\\_OIS \(6Fh\)](#) register.

**Table 221. SPI\_CTRL2\_OIS register**

-	-	HPM1_OIS	HPM0_OIS	0 <sup>(1)</sup>	FTYPE_1_OIS	FTYPE_0_OIS	HP_EN_OIS
---	---	----------	----------	------------------	-------------	-------------	-----------

1. This bit must be set to 0 for the correct operation of the device.

**Table 222. SPI\_CTRL2\_OIS register description**

HPM[1:0]_OIS	Selects the gyroscope OIS chain digital high-pass filter cutoff. Default value: 00 (00: 16 mHz; 01: 65 mHz; 10: 260 mHz; 11: 1.04 Hz)
FTYPE_[1:0]_OIS	Selects the gyroscope digital LPF1 filter bandwidth. <a href="#">Table 223</a> shows cutoff and phase values obtained with all configurations.
HP_EN_OIS	Enables gyroscope OIS chain digital high-pass filter

**Table 223. Gyroscope OIS chain digital LPF1 filter bandwidth selection**

FTYPE_[1:0]_OIS	Cutoff [Hz]	Phase @ 20 Hz [°]
00	335.5	-6.69
01	232.0	-8.78
10	171.1	-11.18
11	609.0	-4.91

## 11.13 SPI2\_CTRL3\_OIS (72h)

OIS configuration register. The auxiliary SPI interface can write this register when the OIS\_CTRL\_FROM\_UI bit in the [FUNC\\_CFG\\_ACCESS \(01h\)](#) register is equal to 0 (SPI2 full-control mode). This register is read-only when the OIS\_CTRL\_FROM\_UI bit is equal to 1 (primary IF full-control mode) and shows the content of the [UI\\_INT\\_OIS \(6Fh\)](#) register.

**Table 224. SPI2\_CTRL3\_OIS register**

FS1_XL_OIS	FS0_XL_OIS	FILTER_XL_CONF_OIS_2	FILTER_XL_CONF_OIS_1	FILTER_XL_CONF_OIS_0	ST1_OIS	ST0_OIS	ST_OIS_CLAMPDIS
------------	------------	----------------------	----------------------	----------------------	---------	---------	-----------------

**Table 225. SPI2\_CTRL3\_OIS register description**

FS[1:0]_XL_OIS	Selects accelerometer OIS channel full-scale. See <a href="#">Table 173</a> .
FILTER_XL_CONF_OIS_[2:0]	Selects accelerometer OIS channel bandwidth. See <a href="#">Table 174</a> .
ST[1:0]_OIS	Selects gyroscope OIS chain self-test. Default value: 00 <a href="#">Table 175</a> lists the output variation when the self-test is enabled and ST_OIS_CLAMPDIS = 1. (00: normal mode; 01: positive sign self-test; 10: normal mode; 11: negative sign self-test)
ST_OIS_CLAMPDIS	Disables OIS chain clamp (0: all OIS chain outputs = 8000h during self-test; 1: OIS chain self-test outputs as shown in <a href="#">Table 175</a> .)

*Note:* When the accelerometer full-scale value is selected only from the UI side, it is readable also from the OIS side.

## 12

## Embedded functions register mapping

The table given below provides a list of the registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when FUNC\_CFG\_EN is set to 1 in FUNC\_CFG\_ACCESS (01h).

Table 226. Register address map - embedded functions

Name	Type	Register address		Default	Comment
		Hex	Binary		
PAGE_SEL	R/W	02	00000010	00000001	
EMB_FUNC_EN_A	R/W	04	00000100	00000000	
EMB_FUNC_EN_B	R/W	05	00000101	00000000	
PAGE_ADDRESS	R/W	08	00001000	00000000	
PAGE_VALUE	R/W	09	00001001	00000000	
EMB_FUNC_INT1	R/W	0A	00001010	00000000	
FSM_INT1_A	R/W	0B	00001011	00000000	
FSM_INT1_B	R/W	0C	00001100	00000000	
MLC_INT1	R/W	0D	00001101	00000000	
EMB_FUNC_INT2	R/W	0E	00001110	00000000	
FSM_INT2_A	R/W	0F	00001111	00000000	
FSM_INT2_B	R/W	10	00010000	00000000	
MLC_INT2	R/W	11	00010001	00000000	
EMB_FUNC_STATUS	R	12	00010010	output	
FSM_STATUS_A	R	13	00010011	output	
FSM_STATUS_B	R	14	00010100	output	
MLC_STATUS	R	15	00010101	output	
PAGE_RW	R/W	17	00010111	00000000	
RESERVED	-	18-43			
EMB_FUNC_FIFO_CFG	R/W	44	01000100	00000000	
FSM_ENABLE_A	R/W	46	01000110	00000000	
FSM_ENABLE_B	R/W	47	01000111	00000000	
FSM_LONG_COUNTER_L	R/W	48	01001000	00000000	
FSM_LONG_COUNTER_H	R/W	49	01001001	00000000	
FSM_LONG_COUNTER_CLEAR	R/W	4A	01001010	00000000	
FSM_OUTS1	R	4C	01001100	output	
FSM_OUTS2	R	4D	01001101	output	
FSM_OUTS3	R	4E	01001110	output	
FSM_OUTS4	R	4F	01001111	output	
FSM_OUTS5	R	50	01010000	output	
FSM_OUTS6	R	51	01010001	output	
FSM_OUTS7	R	52	01010010	output	
FSM_OUTS8	R	53	01010011	output	
FSM_OUTS9	R	54	01010100	output	

Name	Type	Register address		Default	Comment
		Hex	Binary		
FSM_OUTS10	R	55	01010101	output	
FSM_OUTS11	R	56	01010110	output	
FSM_OUTS12	R	57	01010111	output	
FSM_OUTS13	R	58	01011000	output	
FSM_OUTS14	R	59	01011001	output	
FSM_OUTS15	R	5A	01011010	output	
FSM_OUTS16	R	5B	01011011	output	
RESERVED	-	5E			
EMB_FUNC_ODR_CFG_B	R/W	5F	01011111	01001011	
EMB_FUNC_ODR_CFG_C	R/W	60	01100000	00010101	
STEP_COUNTER_L	R	62	01100010	output	
STEP_COUNTER_H	R	63	01100011	output	
EMB_FUNC_SRC	R/W	64	01100100	output	
EMB_FUNC_INIT_A	R/W	66	01100110	00000000	
EMB_FUNC_INIT_B	R/W	67	01100111	00000000	
MLC0_SRC	R	70	01110000	output	
MLC1_SRC	R	71	01110001	output	
MLC2_SRC	R	72	01110010	output	
MLC3_SRC	R	73	01110011	output	
MLC4_SRC	R	74	01110100	output	
MLC5_SRC	R	75	01110101	output	
MLC6_SRC	R	76	01110110	output	
MLC7_SRC	R	77	01110111	output	

Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

## 13 Embedded functions register description

### 13.1 PAGE\_SEL (02h)

Enable advanced features dedicated page (R/W)

Table 227. PAGE\_SEL register

PAGE_SEL3	PAGE_SEL2	PAGE_SEL1	PAGE_SEL0	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	1 <sup>(2)</sup>
-----------	-----------	-----------	-----------	------------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

2. This bit must be set to 1 for the correct operation of the device.

Table 228. PAGE\_SEL register description

PAGE_SEL[3:0]	Selects the advanced features dedicated page. Default value: 0000
---------------	---

### 13.2 EMB\_FUNC\_EN\_A (04h)

Enable embedded functions register (R/W)

Table 229. EMB\_FUNC\_EN\_A register

0 <sup>(1)</sup>	0 <sup>(1)</sup>	SIGN_MOTION_EN	TILT_EN	PEDO_EN	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>
------------------	------------------	----------------	---------	---------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 230. EMB\_FUNC\_EN\_A register description

SIGN_MOTION_EN	Enables the significant motion detection function. Default value: 0 (0: significant motion detection function disabled; 1: significant motion detection function enabled)
TILT_EN	Enables the tilt calculation. Default value: 0 (0: tilt algorithm disabled; 1: tilt algorithm enabled)
PEDO_EN	Enables the pedometer algorithm. Default value: 0 (0: pedometer algorithm disabled; 1: pedometer algorithm enabled)

### 13.3 EMB\_FUNC\_EN\_B (05h)

Enable embedded functions register (R/W)

**Table 231. EMB\_FUNC\_EN\_B register**

0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	MLC_EN	FIFO_COMPR_EN	0 <sup>(1)</sup>	0 <sup>(1)</sup>	FSM_EN
------------------	------------------	------------------	--------	---------------	------------------	------------------	--------

1. This bit must be set to 0 for the correct operation of the device.

**Table 232. EMB\_FUNC\_EN\_B register description**

MLC_EN	Enables machine learning core function. Default value: 0 (0: machine learning core function disabled; 1: machine learning core function enabled)
FIFO_COMPR_EN	Enables FIFO compression function. Default value: 0 (0: FIFO compression function disabled; 1: FIFO compression function enabled)
FSM_EN	Enables finite state machine (FSM) function. Default value: 0 (0: FSM function disabled; 1: FSM function enabled)

1. This bit is active if the FIFO\_COMPR\_RT\_EN bit of FIFO\_CTRL2 (08h) is set to 1.

### 13.4 PAGE\_ADDRESS (08h)

Page address register (R/W)

**Table 233. PAGE\_ADDRESS register**

PAGE_ADDR7	PAGE_ADDR6	PAGE_ADDR5	PAGE_ADDR4	PAGE_ADDR3	PAGE_ADDR2	PAGE_ADDR1	PAGE_ADDR0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 234. PAGE\_ADDRESS register description**

PAGE_ADDR[7:0]	After setting the bit PAGE_WRITE / PAGE_READ in register PAGE_RW (17h), this register is used to set the address of the register to be written/read in the advanced features page selected through the bits PAGE_SEL[3:0] in register PAGE_SEL (02h).
----------------	---

### 13.5 PAGE\_VALUE (09h)

Page value register (R/W)

**Table 235. PAGE\_VALUE register**

PAGE_VALUE7	PAGE_VALUE6	PAGE_VALUE5	PAGE_VALUE4	PAGE_VALUE3	PAGE_VALUE2	PAGE_VALUE1	PAGE_VALUE0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 236. PAGE\_VALUE register description**

PAGE_VALUE[7:0]	These bits are used to write (if the bit PAGE_WRITE = 1 in register PAGE_RW (17h)) or read (if the bit PAGE_READ = 1 in register PAGE_RW (17h)) the data at the address PAGE_ADDR[7:0] of the selected advanced features page.
-----------------	--

## 13.6 EMB\_FUNC\_INT1 (0Ah)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1. The pin's output supplies the OR combination of the selected signals.

**Table 237. EMB\_FUNC\_INT1 register**

INT1_FSM_LC	0 <sup>(1)</sup>	INT1_SIG_MOT	INT1_TILT	INT1_STEP_DETECTOR	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>
-------------	------------------	--------------	-----------	--------------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 238. EMB\_FUNC\_INT1 register description**

INT1_FSM_LC <sup>(1)</sup>	Routing FSM long counter timeout interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_SIG_MOT <sup>(1)</sup>	Routing significant motion event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_TILT <sup>(1)</sup>	Routing tilt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_STEP_DETECTOR <sup>(1)</sup>	Routing pedometer step recognition event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)

1. This bit is activated if the INT1\_EMB\_FUNC bit of Section 9.57 MD1\_CFG (5Eh) is set to 1.

## 13.7 FSM\_INT1\_A (0Bh)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1. The pin's output supplies the OR combination of the selected signals.

Table 239. FSM\_INT1\_A register

INT1_FSM8	INT1_FSM7	INT1_FSM6	INT1_FSM5	INT1_FSM4	INT1_FSM3	INT1_FSM2	INT1_FSM1
-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

Table 240. FSM\_INT1\_A register description

INT1_FSM8 <sup>(1)</sup>	Routing FSM8 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM7 <sup>(1)</sup>	Routing FSM7 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM6 <sup>(1)</sup>	Routing FSM6 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM5 <sup>(1)</sup>	Routing FSM5 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM4 <sup>(1)</sup>	Routing FSM4 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM3 <sup>(1)</sup>	Routing FSM3 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM2 <sup>(1)</sup>	Routing FSM2 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM1 <sup>(1)</sup>	Routing FSM1 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)

1. This bit is activated if the INT1\_EMB\_FUNC bit of MD1\_CFG (5Eh) is set to 1.

## 13.8 FSM\_INT1\_B (0Ch)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1. The pin's output supplies the OR combination of the selected signals.

**Table 241. FSM\_INT1\_B register**

INT1_FSM16	INT1_FSM15	INT1_FSM14	INT1_FSM13	INT1_FSM12	INT1_FSM11	INT1_FSM10	INT1_FSM9
------------	------------	------------	------------	------------	------------	------------	-----------

**Table 242. FSM\_INT1\_B register description**

INT1_FSM16 <sup>(1)</sup>	Routing FSM16 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM15 <sup>(1)</sup>	Routing FSM15 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM14 <sup>(1)</sup>	Routing FSM14 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM13 <sup>(1)</sup>	Routing FSM13 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM12 <sup>(1)</sup>	Routing FSM12 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM11 <sup>(1)</sup>	Routing FSM11 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM10 <sup>(1)</sup>	Routing FSM10 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_FSM9 <sup>(1)</sup>	Routing FSM9 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)

1. This bit is activated if the INT1\_EMB\_FUNC bit of MD1\_CFG (5Eh) is set to 1.

## 13.9 MLC\_INT1 (0Dh)

INT1 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT1. The pin's output supplies the OR combination of the selected signals.

**Table 243. MLC\_INT1 register**

INT1_MLC8	INT1_MLC7	INT1_MLC6	INT1_MLC5	INT1_MLC4	INT1_MLC3	INT1_MLC2	INT1_MLC1
-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

**Table 244. MLC\_INT1 register description**

INT1_MLC8	Routing MLC8 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC7	Routing MLC7 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC6	Routing MLC6 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC5	Routing MLC5 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC4	Routing MLC4 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC3	Routing MLC3 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC2	Routing MLC2 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)
INT1_MLC1	Routing MLC1 interrupt event to INT1. Default value: 0 (0: routing to INT1 disabled; 1: routing to INT1 enabled)

## 13.10 EMB\_FUNC\_INT2 (0Eh)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2. The pin's output supplies the OR combination of the selected signals.

**Table 245. EMB\_FUNC\_INT2 register**

INT2_FSM_LC	0 <sup>(1)</sup>	INT2_SIG_MOT	INT2_TILT	INT2_STEP_DETECTOR	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>
-------------	------------------	--------------	-----------	--------------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 246. EMB\_FUNC\_INT2 register description**

INT2_FSM_LC <sup>(1)</sup>	Routing FSM long counter timeout interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_SIG_MOT <sup>(1)</sup>	Routing significant motion event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_TILT <sup>(1)</sup>	Routing tilt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_STEP_DETECTOR <sup>(1)</sup>	Routing pedometer step recognition event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)

1. This bit is activated if the INT2\_EMB\_FUNC bit of MD2\_CFG (5Fh) is set to 1.

## 13.11 FSM\_INT2\_A (0Fh)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2. The pin's output supplies the OR combination of the selected signals.

**Table 247. FSM\_INT2\_A register**

INT2_FSM8	INT2_FSM7	INT2_FSM6	INT2_FSM5	INT2_FSM4	INT2_FSM3	INT2_FSM2	INT2_FSM1
-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

**Table 248. FSM\_INT2\_A register description**

INT2_FSM8 <sup>(1)</sup>	Routing FSM8 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM7 <sup>(1)</sup>	Routing FSM7 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM6 <sup>(1)</sup>	Routing FSM6 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM5 <sup>(1)</sup>	Routing FSM5 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM4 <sup>(1)</sup>	Routing FSM4 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM3 <sup>(1)</sup>	Routing FSM3 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM2 <sup>(1)</sup>	Routing FSM2 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM1 <sup>(1)</sup>	Routing FSM1 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)

1. This bit is activated if the INT2\_EMB\_FUNC bit of MD2\_CFG (5Fh) is set to 1.

## 13.12 FSM\_INT2\_B (10h)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2. The pin's output supplies the OR combination of the selected signals.

Table 249. FSM\_INT2\_B register

INT2_FSM16	INT2_FSM15	INT2_FSM14	INT2_FSM13	INT2_FSM12	INT2_FSM11	INT2_FSM10	INT2_FSM9
------------	------------	------------	------------	------------	------------	------------	-----------

Table 250. FSM\_INT2\_B register description

INT2_FSM16 <sup>(1)</sup>	Routing FSM16 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM15 <sup>(1)</sup>	Routing FSM15 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM14 <sup>(1)</sup>	Routing FSM14 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM13 <sup>(1)</sup>	Routing FSM13 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM12 <sup>(1)</sup>	Routing FSM12 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM11 <sup>(1)</sup>	Routing FSM11 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM10 <sup>(1)</sup>	Routing FSM10 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_FSM9 <sup>(1)</sup>	Routing FSM9 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)

1. This bit is activated if the INT2\_EMB\_FUNC bit of MD2\_CFG (5Fh) is set to 1.

### 13.13 MLC\_INT2 (11h)

INT2 pin control register (R/W)

Each bit in this register enables a signal to be carried over INT2. The pin's output supplies the OR combination of the selected signals.

**Table 251. MLC\_INT2 register**

INT2_MLC8	INT2_MLC7	INT2_MLC6	INT2_MLC5	INT2_MLC4	INT2_MLC3	INT2_MLC2	INT2_MLC1
-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

**Table 252. MLC\_INT2 register description**

INT2_MLC8	Routing MLC8 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC7	Routing MLC7 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC6	Routing MLC6 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC5	Routing MLC5 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC4	Routing MLC4 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC3	Routing MLC3 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC2	Routing MLC2 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)
INT2_MLC1	Routing MLC1 interrupt event to INT2. Default value: 0 (0: routing to INT2 disabled; 1: routing to INT2 enabled)

### 13.14 EMB\_FUNC\_STATUS (12h)

Embedded function status register (R)

**Table 253. EMB\_FUNC\_STATUS register**

IS_FSM_LC	0	IS_SIGMOT	IS_TILT	IS_STEP_DET	0	0	0
-----------	---	-----------	---------	-------------	---	---	---

**Table 254. EMB\_FUNC\_STATUS register description**

IS_FSM_LC	Interrupt status bit for FSM long counter timeout interrupt event. (1: interrupt detected; 0: no interrupt)
IS_SIGMOT	Interrupt status bit for significant motion detection (1: interrupt detected; 0: no interrupt)
IS_TILT	Interrupt status bit for tilt detection (1: interrupt detected; 0: no interrupt)
IS_STEP_DET	Interrupt status bit for step detection (1: interrupt detected; 0: no interrupt)

## 13.15 FSM\_STATUS\_A (13h)

Finite state machine status register (R)

**Table 255. FSM\_STATUS\_A register**

IS_FSM8	IS_FSM7	IS_FSM6	IS_FSM5	IS_FSM4	IS_FSM3	IS_FSM2	IS_FSM1
---------	---------	---------	---------	---------	---------	---------	---------

**Table 256. FSM\_STATUS\_A register description**

IS_FSM8	Interrupt status bit for FSM8 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM7	Interrupt status bit for FSM7 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM6	Interrupt status bit for FSM6 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM5	Interrupt status bit for FSM5 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM4	Interrupt status bit for FSM4 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM3	Interrupt status bit for FSM3 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM2	Interrupt status bit for FSM2 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM1	Interrupt status bit for FSM1 interrupt event. (1: interrupt detected; 0: no interrupt)

## 13.16 FSM\_STATUS\_B (14h)

Finite state machine status register (R)

**Table 257. FSM\_STATUS\_B register**

IS_FSM16	IS_FSM15	IS_FSM14	IS_FSM13	IS_FSM12	IS_FSM11	IS_FSM10	IS_FSM9
----------	----------	----------	----------	----------	----------	----------	---------

**Table 258. FSM\_STATUS\_B register description**

IS_FSM16	Interrupt status bit for FSM16 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM15	Interrupt status bit for FSM15 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM14	Interrupt status bit for FSM14 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM13	Interrupt status bit for FSM13 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM12	Interrupt status bit for FSM12 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM11	Interrupt status bit for FSM11 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM10	Interrupt status bit for FSM10 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_FSM9	Interrupt status bit for FSM9 interrupt event. (1: interrupt detected; 0: no interrupt)

## 13.17 MLC\_STATUS (15h)

Machine learning core status register (R)

**Table 259. MLC\_STATUS register**

IS_MLC8	IS_MLC7	IS_MLC6	IS_MLC5	IS_MLC4	IS_MLC3	IS_MLC2	IS_MLC1
---------	---------	---------	---------	---------	---------	---------	---------

**Table 260. MLC\_STATUS register description**

IS_MLC8	Interrupt status bit for MLC8 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC7	Interrupt status bit for MLC7 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC6	Interrupt status bit for MLC6 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC5	Interrupt status bit for MLC5 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC4	Interrupt status bit for MLC4 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC3	Interrupt status bit for MLC3 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC2	Interrupt status bit for MLC2 interrupt event. (1: interrupt detected; 0: no interrupt)
IS_MLC1	Interrupt status bit for MLC1 interrupt event. (1: interrupt detected; 0: no interrupt)

## 13.18 PAGE\_RW (17h)

Enable read and write mode of advanced features dedicated page (R/W)

**Table 261. PAGE\_RW register**

EMB_FUNC_LIR	PAGE_WRITE	PAGE_READ	0 <sup>(1)</sup>				
--------------	------------	-----------	------------------	------------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 262. PAGE\_RW register description**

EMB_FUNC_LIR	Latched interrupt mode for embedded functions. Default value: 0 (0: embedded functions interrupt request not latched; 1: embedded functions interrupt request latched)
PAGE_WRITE	Enable writes to the selected advanced features dedicated page <sup>(1)</sup> . Default value: 0 (1: enable; 0: disable)
PAGE_READ	Enable reads from the selected advanced features dedicated page <sup>(1)</sup> . Default value: 0 (1: enable; 0: disable)

1. Page selected by PAGE\_SEL[3:0] in PAGE\_SEL (02h) register

### 13.19 EMB\_FUNC\_FIFO\_CFG (44h)

Embedded functions batching configuration register (R/W)

**Table 263. EMB\_FUNC\_FIFO\_CFG register**

0 <sup>(1)</sup>	PEDO_FIFO_EN	0 <sup>(1)</sup>					
------------------	--------------	------------------	------------------	------------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 264. EMB\_FUNC\_FIFO\_CFG register description**

PEDO_FIFO_EN	Enable FIFO batching of step counter values. Default value: 0
--------------	---

### 13.20 FSM\_ENABLE\_A (46h)

Enable FSM register (R/W)

**Table 265. FSM\_ENABLE register**

FSM8_EN	FSM7_EN	FSM6_EN	FSM5_EN	FSM4_EN	FSM3_EN	FSM2_EN	FSM1_EN
---------	---------	---------	---------	---------	---------	---------	---------

**Table 266. FSM\_ENABLE register description**

FSM8_EN	Enables FSM8. Default value: 0 (0: FSM8 disabled; 1: FSM8 enabled)
FSM7_EN	Enables FSM7. Default value: 0 (0: FSM7 disabled; 1: FSM7 enabled)
FSM6_EN	Enables FSM6. Default value: 0 (0: FSM6 disabled; 1: FSM6 enabled)
FSM5_EN	Enables FSM5. Default value: 0 (0: FSM5 disabled; 1: FSM5 enabled)
FSM4_EN	Enables FSM4. Default value: 0 (0: FSM4 disabled; 1: FSM4 enabled)
FSM3_EN	Enables FSM3. Default value: 0 (0: FSM3 disabled; 1: FSM3 enabled)
FSM2_EN	Enables FSM2. Default value: 0 (0: FSM2 disabled; 1: FSM2 enabled)
FSM1_EN	Enables FSM1. Default value: 0 (0: FSM1 disabled; 1: FSM1 enabled)

### 13.21 FSM\_ENABLE\_B (47h)

Enable FSM register (R/W)

**Table 267. FSM\_ENABLE\_B register**

FSM16_EN	FSM15_EN	FSM14_EN	FSM13_EN	FSM12_EN	FSM11_EN	FSM10_EN	FSM9_EN
----------	----------	----------	----------	----------	----------	----------	---------

**Table 268. FSM\_ENABLE\_B register description**

FSM16_EN	Enables FSM16. Default value: 0 (0: FSM16 disabled; 1: FSM16 enabled)
FSM15_EN	Enables FSM15. Default value: 0 (0: FSM15 disabled; 1: FSM15 enabled)
FSM14_EN	Enables FSM14. Default value: 0 (0: FSM14 disabled; 1: FSM14 enabled)
FSM13_EN	Enables FSM13. Default value: 0 (0: FSM13 disabled; 1: FSM13 enabled)
FSM12_EN	Enables FSM12. Default value: 0 (0: FSM12 disabled; 1: FSM12 enabled)
FSM11_EN	Enables FSM11. Default value: 0 (0: FSM11 disabled; 1: FSM11 enabled)
FSM10_EN	Enables FSM10. Default value: 0 (0: FSM10 disabled; 1: FSM10 enabled)
FSM9_EN	Enables FSM9. Default value: 0 (0: FSM9 disabled; 1: FSM9 enabled)

## 13.22 **FSM\_LONG\_COUNTER\_L (48h) and FSM\_LONG\_COUNTER\_H (49h)**

FSM long counter status register (R/W)

Long counter value is an unsigned integer value (16-bit format); this value can be reset using the LC\_CLEAR bit in the [FSM\\_LONG\\_COUNTER\\_CLEAR \(4Ah\)](#).

**Table 269. FSM\_LONG\_COUNTER\_L register**

FSM_LC_7	FSM_LC_6	FSM_LC_5	FSM_LC_4	FSM_LC_3	FSM_LC_2	FSM_LC_1	FSM_LC_0
----------	----------	----------	----------	----------	----------	----------	----------

**Table 270. FSM\_LONG\_COUNTER\_L register description**

FSM_LC_[7:0]	Long counter current value (LSbyte). Default value: 00000000
--------------	--

**Table 271. FSM\_LONG\_COUNTER\_H register**

FSM_LC_15	FSM_LC_14	FSM_LC_13	FSM_LC_12	FSM_LC_11	FSM_LC_10	FSM_LC_9	FSM_LC_8
-----------	-----------	-----------	-----------	-----------	-----------	----------	----------

**Table 272. FSM\_LONG\_COUNTER\_H register description**

FSM_LC_[15:8]	Long counter current value (MSbyte). Default value: 00000000
---------------	--

## 13.23 **FSM\_LONG\_COUNTER\_CLEAR (4Ah)**

FSM long counter reset register (R/W)

**Table 273. FSM\_LONG\_COUNTER\_CLEAR register**

0 <sup>(1)</sup>	FSM_LC_CLEARED	FSM_LC_CLEAR					
------------------	------------------	------------------	------------------	------------------	------------------	----------------	--------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 274. FSM\_LONG\_COUNTER\_CLEAR register description**

FSM_LC_CLEARED	This read-only bit is automatically set to 1 when the long counter reset is done. Default value: 0
FSM_LC_CLEAR	Clears FSM long counter value. Default value: 0

## 13.24 **FSM\_OUTS1 (4Ch)**

FSM1 output register (R)

**Table 275. FSM\_OUTS1 register**

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

**Table 276. FSM\_OUTS1 register description**

P_X	FSM1 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM1 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM1 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM1 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM1 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM1 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM1 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM1 output: negative event detected on the vector. (0: event not detected; 1: event detected)

## 13.25 FSM\_OUTS2 (4Dh)

FSM2 output register (R)

Table 277. FSM\_OUTS2 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 278. FSM\_OUTS2 register description

P_X	FSM2 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM2 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM2 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM2 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM2 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM2 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM2 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM2 output: negative event detected on the vector. (0: event not detected; 1: event detected)

## 13.26 FSM\_OUTS3 (4Eh)

FSM3 output register (R)

Table 279. FSM\_OUTS3 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 280. FSM\_OUTS3 register description

P_X	FSM3 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM3 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM3 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM3 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM3 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM3 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM3 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM3 output: negative event detected on the vector. (0: event not detected; 1: event detected)

## 13.27 FSM\_OUTS4 (4Fh)

FSM4 output register (R)

Table 281. FSM\_OUTS4 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 282. FSM\_OUTS4 register description

P_X	FSM4 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM4 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM4 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM4 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM4 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM4 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM4 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM4 output: negative event detected on the vector. (0: event not detected; 1: event detected)

## 13.28 FSM\_OUTS5 (50h)

FSM5 output register (R)

Table 283. FSM\_OUTS5 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 284. FSM\_OUTS5 register description

P_X	FSM5 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM5 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM5 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM5 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM5 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM5 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM5 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM5 output: negative event detected on the vector. (0: event not detected; 1: event detected)

## 13.29 FSM\_OUTS6 (51h)

FSM6 output register (R)

Table 285. FSM\_OUTS6 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 286. FSM\_OUTS6 register description

P_X	FSM6 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM6 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM6 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM6 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM6 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM6 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM6 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM6 output: negative event detected on the vector. (0: event not detected; 1: event detected)

## 13.30 FSM\_OUTS7 (52h)

FSM7 output register (R)

Table 287. FSM\_OUTS7 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 288. FSM\_OUTS7 register description

P_X	FSM7 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM7 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM7 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM7 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM7 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM7 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM7 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM7 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.31 FSM\_OUTS8 (53h)

FSM8 output register (R)

Table 289. FSM\_OUTS8 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 290. FSM\_OUTS8 register description

P_X	FSM8 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM8 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM8 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM8 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM8 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM8 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM8 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM8 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.32 FSM\_OUTS9 (54h)

FSM9 output register (R)

Table 291. FSM\_OUTS9 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 292. FSM\_OUTS9 register description

P_X	FSM9 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM9 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM9 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM9 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM9 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM9 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM9 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM9 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.33 FSM\_OUTS10 (55h)

FSM10 output register (R)

Table 293. FSM\_OUTS10 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 294. FSM\_OUTS10 register description

P_X	FSM10 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM10 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM10 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM10 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM10 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM10 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM10 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM10 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.34 FSM\_OUTS11 (56h)

FSM11 output register (R)

Table 295. FSM\_OUTS11 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 296. FSM\_OUTS11 register description

P_X	FSM11 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM11 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM11 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM11 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM11 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM11 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM11 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM11 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.35 FSM\_OUTS12 (57h)

FSM12 output register (R)

Table 297. FSM\_OUTS12 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 298. FSM\_OUTS12 register description

P_X	FSM12 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM12 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM12 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM12 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM12 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM12 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM12 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM12 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.36 FSM\_OUTS13 (58h)

FSM13 output register (R)

Table 299. FSM\_OUTS13 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 300. FSM\_OUTS13 register description

P_X	FSM13 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM13 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM13 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM13 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM13 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM13 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM13 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM13 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.37 FSM\_OUTS14 (59h)

FSM14 output register (R)

Table 301. FSM\_OUTS14 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 302. FSM\_OUTS14 register description

P_X	FSM14 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM14 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM14 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM14 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM14 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM14 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM14 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM14 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.38 FSM\_OUTS15 (5Ah)

FSM15 output register (R)

Table 303. FSM\_OUTS15 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 304. FSM\_OUTS15 register description

P_X	FSM15 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM15 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM15 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM15 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM15 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM15 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM15 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM15 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.39 FSM\_OUTS16 (5Bh)

FSM16 output register (R)

Table 305. FSM\_OUTS16 register

P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
-----	-----	-----	-----	-----	-----	-----	-----

Table 306. FSM\_OUTS16 register description

P_X	FSM16 output: positive event detected on the X-axis. (0: event not detected; 1: event detected)
N_X	FSM16 output: negative event detected on the X-axis. (0: event not detected; 1: event detected)
P_Y	FSM16 output: positive event detected on the Y-axis. (0: event not detected; 1: event detected)
N_Y	FSM16 output: negative event detected on the Y-axis. (0: event not detected; 1: event detected)
P_Z	FSM16 output: positive event detected on the Z-axis. (0: event not detected; 1: event detected)
N_Z	FSM16 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected)
P_V	FSM16 output: positive event detected on the vector. (0: event not detected; 1: event detected)
N_V	FSM16 output: negative event detected on the vector. (0: event not detected; 1: event detected)

### 13.40 EMB\_FUNC\_ODR\_CFG\_B (5Fh)

Finite state machine output data rate configuration register (r/w).

Table 307. EMB\_FUNC\_ODR\_CFG\_B register

0 <sup>(1)</sup>	1 <sup>(2)</sup>	FSM_ODR2	FSM_ODR1	FSM_ODR0	0 <sup>(1)</sup>	1 <sup>(2)</sup>	1 <sup>(2)</sup>
------------------	------------------	----------	----------	----------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.
2. This bit must be set to 1 for the correct operation of the device.

Table 308. EMB\_FUNC\_ODR\_CFG\_B register description

FSM_ODR[2:0]	Finite state machine ODR configuration: (000: 12.5 Hz; 001: 26 Hz (default); 010: 52 Hz; 011: 104 Hz; 100: 208 Hz; 101: 416 Hz)
--------------	---

### 13.41 EMB\_FUNC\_ODR\_CFG\_C (60h)

Machine learning core output data rate configuration register (R/W)

**Table 309. EMB\_FUNC\_ODR\_CFG\_C register**

0 <sup>(1)</sup>	0 <sup>(1)</sup>	MLC_ODR1	MLC_ODR0	0 <sup>(1)</sup>	1 <sup>(2)</sup>	0 <sup>(1)</sup>	1 <sup>(2)</sup>
------------------	------------------	----------	----------	------------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.
2. This bit must be set to 1 for the correct operation of the device.

**Table 310. EMB\_FUNC\_ODR\_CFG\_C register description**

MLC_ODR[1:0]	Machine learning core ODR configuration: (00: 12.5 Hz; 01: 26 Hz (default); 10: 52 Hz; 11: 104 Hz)
--------------	--

### 13.42 STEP\_COUNTER\_L (62h) and STEP\_COUNTER\_H (63h)

Step counter output register (R)

**Table 311. STEP\_COUNTER\_L register**

STEP_07	STEP_06	STEP_05	STEP_04	STEP_03	STEP_02	STEP_01	STEP_0
---------	---------	---------	---------	---------	---------	---------	--------

**Table 312. STEP\_COUNTER\_L register description**

STEP_[7:0]	Step counter output (LSbyte)
------------	------------------------------

**Table 313. STEP\_COUNTER\_H register**

STEP_15	STEP_14	STEP_13	STEP_12	STEP_11	STEP_10	STEP_09	STEP_8
---------	---------	---------	---------	---------	---------	---------	--------

**Table 314. STEP\_COUNTER\_H register description**

STEP_[15:8]	Step counter output (MSbyte)
-------------	------------------------------

### 13.43 EMB\_FUNC\_SRC (64h)

Embedded function source register (R/W)

Table 315. EMB\_FUNC\_SRC register

PEDO_RST_STEP	0 <sup>(1)</sup>	STEP_DETECTED	STEP_COUNT_DELTA_IA	STEP_OVERFLOW	STEP COUNTER_BIT_SET	0 <sup>(1)</sup>	0 <sup>(1)</sup>
---------------	------------------	---------------	---------------------	---------------	----------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 316. EMB\_FUNC\_SRC register description

PEDO_RST_STEP	Reset pedometer step counter. Read/write bit. (0: disabled; 1: enabled)
STEP_DETECTED	Step detector event detection status. Read-only bit. (0: step detection event not detected; 1: step detection event detected)
STEP_COUNT_DELTA_IA	Pedometer step recognition on delta time status. Read-only bit. (0: no step recognized during delta time; 1: at least one step recognized during delta time)
STEP_OVERFLOW	Step counter overflow status. Read-only bit. (0: step counter value < 2 <sup>16</sup> ; 1: step counter value reached 2 <sup>16</sup> )
STEP COUNTER_BIT_SET	This bit is equal to 1 when the step count is increased. If a timer period is programmed in PEDO_SC_DELTAT_L (D0h) and PEDO_SC_DELTAT_H (D1h) embedded advanced features (page 1) registers, this bit is kept to 0.  Read-only bit.

### 13.44 EMB\_FUNC\_INIT\_A (66h)

Embedded functions initialization register (R/W)

Table 317. EMB\_FUNC\_INIT\_A register

0 <sup>(1)</sup>	0 <sup>(1)</sup>	SIG_MOT_INIT	TILT_INIT	STEP_DET_INIT	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>
------------------	------------------	--------------	-----------	---------------	------------------	------------------	------------------

1. This bit must be set to 0 for the correct operation of the device.

Table 318. EMB\_FUNC\_INIT\_A register description

SIG_MOT_INIT	Significant motion detection algorithm initialization request. Default value: 0
TILT_INIT	Tilt algorithm initialization request. Default value: 0
STEP_DET_INIT	Pedometer step counter/detector algorithm initialization request. Default value: 0

### 13.45 EMB\_FUNC\_INIT\_B (67h)

Embedded functions initialization register (R/W)

**Table 319. EMB\_FUNC\_INIT\_B register**

0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	MLC_INIT	FIFO_COMPR_INIT	0 <sup>(1)</sup>	0 <sup>(1)</sup>	FSM_INIT
------------------	------------------	------------------	----------	-----------------	------------------	------------------	----------

1. This bit must be set to 0 for the correct operation of the device.

**Table 320. EMB\_FUNC\_INIT\_B register description**

MLC_INIT	Machine learning core initialization request. Default value: 0
FIFO_COMPR_INIT	FIFO compression feature initialization request. Default value: 0
FSM_INIT	FSM initialization request. Default value: 0

### 13.46 MLC0\_SRC (70h)

Machine learning core source register (R)

**Table 321. MLC0\_SRC register**

MLC0_SRC_7	MLC0_SRC_6	MLC0_SRC_5	MLC0_SRC_4	MLC0_SRC_3	MLC0_SRC_2	MLC0_SRC_1	MLC0_SRC_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 322. MLC0\_SRC register description**

MLC0_SRC_[7:0]	Output value of MLC0 decision tree
----------------	------------------------------------

### 13.47 MLC1\_SRC (71h)

Machine learning core source register (R)

**Table 323. MLC1\_SRC register**

MLC1_SRC_7	MLC1_SRC_6	MLC1_SRC_5	MLC1_SRC_4	MLC1_SRC_3	MLC1_SRC_2	MLC1_SRC_1	MLC1_SRC_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 324. MLC1\_SRC register description**

MLC1_SRC_[7:0]	Output value of MLC1 decision tree
----------------	------------------------------------

### 13.48 MLC2\_SRC (72h)

Machine learning core source register (R)

**Table 325. MLC2\_SRC register**

MLC2_SRC_7	MLC2_SRC_6	MLC2_SRC_5	MLC2_SRC_4	MLC2_SRC_3	MLC2_SRC_2	MLC2_SRC_1	MLC2_SRC_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 326. MLC2\_SRC register description**

MLC2_SRC_[7:0]	Output value of MLC2 decision tree
----------------	------------------------------------

### 13.49 MLC3\_SRC (73h)

Machine learning core source register (R)

**Table 327. MLC3\_SRC register**

MLC3_SRC_7	MLC3_SRC_6	MLC3_SRC_5	MLC3_SRC_4	MLC3_SRC_3	MLC3_SRC_2	MLC3_SRC_1	MLC3_SRC_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 328. MLC3\_SRC register description**

MLC3_SRC_[7:0]	Output value of MLC3 decision tree
----------------	------------------------------------

### 13.50 MLC4\_SRC (74h)

Machine learning core source register (R)

**Table 329. MLC4\_SRC register**

MLC4_SRC_7	MLC4_SRC_6	MLC4_SRC_5	MLC4_SRC_4	MLC4_SRC_3	MLC4_SRC_2	MLC4_SRC_1	MLC4_SRC_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 330. MLC4\_SRC register description**

MLC4_SRC_[7:0]	Output value of MLC4 decision tree
----------------	------------------------------------

### 13.51 MLC5\_SRC (75h)

Machine learning core source register (R)

**Table 331. MLC5\_SRC register**

MLC5_SRC_7	MLC5_SRC_6	MLC5_SRC_5	MLC5_SRC_4	MLC5_SRC_3	MLC5_SRC_2	MLC5_SRC_1	MLC5_SRC_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 332. MLC5\_SRC register description**

MLC5_SRC_[7:0]	Output value of MLC5 decision tree
----------------	------------------------------------

### 13.52 MLC6\_SRC (76h)

Machine learning core source register (R)

**Table 333. MLC6\_SRC register**

MLC6_SRC_7	MLC6_SRC_6	MLC6_SRC_5	MLC6_SRC_4	MLC6_SRC_3	MLC6_SRC_2	MLC6_SRC_1	MLC6_SRC_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 334. MLC6\_SRC register description**

MLC6_SRC_[7:0]	Output value of MLC6 decision tree
----------------	------------------------------------

### 13.53 MLC7\_SRC (77h)

Machine learning core source register (R)

**Table 335. MLC7\_SRC register**

MLC7_SRC_7	MLC7_SRC_6	MLC7_SRC_5	MLC7_SRC_4	MLC7_SRC_3	MLC7_SRC_2	MLC7_SRC_1	MLC7_SRC_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 336. MLC7\_SRC register description**

MLC7_SRC_[7:0]	Output value of MLC7 decision tree
----------------	------------------------------------

## 14 Embedded advanced features pages

The table below provides a list of the registers for the embedded advanced features page 0. These registers are accessible when PAGE\_SEL[3:0] are set to 0000 in PAGE\_SEL (02h).

Table 337. Register address map - embedded advanced features page 0

Name	Type	Register address		Default	Comment
		Hex	Binary		
MAG_SENSITIVITY_L	R/W	BA	10111010	00100100	
MAG_SENSITIVITY_H	R/W	BB	10111011	00010110	
MAG_OFFX_L	R/W	C0	11000000	00000000	
MAG_OFFX_H	R/W	C1	11000001	00000000	
MAG_OFFY_L	R/W	C2	11000010	00000000	
MAG_OFFY_H	R/W	C3	11000011	00000000	
MAG_OFFZ_L	R/W	C4	11000100	00000000	
MAG_OFFZ_H	R/W	C5	11000101	00000000	
MAG_SI_XX_L	R/W	C6	11000110	00000000	
MAG_SI_XX_H	R/W	C7	11000111	00111100	
MAG_SI_XY_L	R/W	C8	11001000	00000000	
MAG_SI_XY_H	R/W	C9	11001001	00000000	
MAG_SI_XZ_L	R/W	CA	11001010	00000000	
MAG_SI_XZ_H	R/W	CB	11001011	00000000	
MAG_SI YY_L	R/W	CC	11001100	00000000	
MAG_SI YY_H	R/W	CD	11001101	00111100	
MAG_SI YZ_L	R/W	CE	11001110	00000000	
MAG_SI YZ_H	R/W	CF	11001111	00000000	
MAG_SI ZZ_L	R/W	D0	11010000	00000000	
MAG_SI ZZ_H	R/W	D1	11010001	00111100	
MAG_CFG_A	R/W	D4	11010100	00000101	
MAG_CFG_B	R/W	D5	11010101	00000010	

The table below provides a list of the registers for the embedded advanced features page 1. These registers are accessible when PAGE\_SEL[3:0] are set to 0001 in PAGE\_SEL (02h).

Table 338. Register address map - embedded advanced features page 1

Name	Type	Register address		Default	Comment
		Hex	Binary		
FSM_LC_TIMEOUT_L	R/W	7A	01111010	00000000	
FSM_LC_TIMEOUT_H	R/W	7B	01111011	00000000	
FSM_PROGRAMS	R/W	7C	01111100	00000000	
FSM_START_ADD_L	R/W	7E	01111110	00000000	
FSM_START_ADD_H	R/W	7F	01111111	00000000	
PEDO_CMD_REG	R/W	83	10000011	00000000	
PEDO_DEB_STEPS_CONF	R/W	84	10000100	00001010	
PEDO_SC_DELTAT_L	R/W	D0	11010000	00000000	
PEDO_SC_DELTAT_H	R/W	D1	11010001	00000000	
MLC_MAG_SENSITIVITY_L	R/W	E8	11101000	00000000	
MLC_MAG_SENSITIVITY_H	R/W	E9	11101001	00111100	

Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

#### Write procedure example:

Example: write value 06h register at address 84h (PEDO\_DEB\_STEPS\_CONF) in page 1

1. Write bit FUNC\_CFG\_EN = 1 in FUNC\_CFG\_ACCESS (01h) // Enable access to embedded functions registers
2. Write bit PAGE\_WRITE = 1 in PAGE\_RW (17h) register // Select write operation mode
3. Write 0001 in PAGE\_SEL[3:0] field of register PAGE\_SEL (02h) // Select page 1
4. Write 84h in PAGE\_ADDR register (08h) // Set address
5. Write 06h in PAGE\_DATA register (09h) // Set value to be written
6. Write bit PAGE\_WRITE = 0 in PAGE\_RW (17h) register // Write operation disabled
7. Write bit FUNC\_CFG\_EN = 0 in FUNC\_CFG\_ACCESS (01h) // Disable access to embedded functions registers

#### Read procedure example:

Example: read value of register at address 84h (PEDO\_DEB\_STEPS\_CONF) in page 1

1. Write bit FUNC\_CFG\_EN = 1 in FUNC\_CFG\_ACCESS (01h) // Enable access to embedded functions registers
2. Write bit PAGE\_READ = 1 in PAGE\_RW (17h) register // Select read operation mode
3. Write 0001 in PAGE\_SEL[3:0] field of register PAGE\_SEL (02h) // Select page 1
4. Write 84h in PAGE\_ADDR register (08h) // Set address
5. Read value of PAGE\_DATA register (09h) // Get register value
6. Write bit PAGE\_READ = 0 in PAGE\_RW (17h) register // Read operation disabled
7. Write bit FUNC\_CFG\_EN = 0 in FUNC\_CFG\_ACCESS (01h) // Disable access to embedded functions registers

Note:

Steps 1 and 2 of both procedures are intended to be performed at the beginning of the procedure. Steps 6 and 7 of both procedures are intended to be performed at the end of the procedure. If the procedure involves multiple operations, only steps 3, 4 and 5 must be repeated for each operation. If, in particular, the multiple operations involve consecutive registers, only step 5 can be performed.

## 15 Embedded advanced features register description

### 15.1 Page 0 - embedded advanced features registers

#### 15.1.1 MAG\_SENSITIVITY\_L (BAh) and MAG\_SENSITIVITY\_H (BBh)

External magnetometer sensitivity value register (R/W)

This register corresponds to the LSB-to-gauss conversion value of the external magnetometer sensor. The register value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Default value of MAG\_SENS[15:0] is 0x1624, corresponding to 0.0015 gauss/LSB.

Table 339. MAG\_SENSITIVITY\_L register

MAG_SENS_7	MAG_SENS_6	MAG_SENS_5	MAG_SENS_4	MAG_SENS_3	MAG_SENS_2	MAG_SENS_1	MAG_SENS_0
------------	------------	------------	------------	------------	------------	------------	------------

Table 340. MAG\_SENSITIVITY\_L register description

MAG_SENS_[7:0]	External magnetometer sensitivity (LSbyte). Default value: 00100100
----------------	---

Table 341. MAG\_SENSITIVITY\_H register

MAG_SENS_15	MAG_SENS_14	MAG_SENS_13	MAG_SENS_12	MAG_SENS_11	MAG_SENS_10	MAG_SENS_9	MAG_SENS_8
-------------	-------------	-------------	-------------	-------------	-------------	------------	------------

Table 342. MAG\_SENSITIVITY\_H register description

MAG_SENS_[15:8]	External magnetometer sensitivity (MSbyte). Default value: 00010110
-----------------	---

#### 15.1.2 MAG\_OFFSET\_X\_L (C0h) and MAG\_OFFSET\_X\_H (C1h)

Offset for X-axis hard-iron compensation register (R/W)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 343. MAG\_OFFSET\_X\_L register

MAG_OFFSET_X_7	MAG_OFFSET_X_6	MAG_OFFSET_X_5	MAG_OFFSET_X_4	MAG_OFFSET_X_3	MAG_OFFSET_X_2	MAG_OFFSET_X_1	MAG_OFFSET_X_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

Table 344. MAG\_OFFSET\_X\_L register description

MAG_OFFSET_X_[7:0]	Offset for X-axis hard-iron compensation (LSbyte). Default value: 00000000
--------------------	--

Table 345. MAG\_OFFSET\_X\_H register

MAG_OFFSET_X_15	MAG_OFFSET_X_14	MAG_OFFSET_X_13	MAG_OFFSET_X_12	MAG_OFFSET_X_11	MAG_OFFSET_X_10	MAG_OFFSET_X_9	MAG_OFFSET_X_8
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	----------------	----------------

Table 346. MAG\_OFFSET\_X\_H register description

MAG_OFFSET_X_[15:8]	Offset for X-axis hard-iron compensation (MSbyte). Default value: 00000000
---------------------	--

### 15.1.3 MAG\_OFFY\_L (C2h) and MAG\_OFFY\_H (C3h)

Offset for Y-axis hard-iron compensation register (R/W)

The value is expressed as half-precision floating-point format: SEEEEFFFFFFFFFF  
(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

**Table 347. MAG\_OFFY\_L register**

MAG_OFFY_7	MAG_OFFY_6	MAG_OFFY_5	MAG_OFFY_4	MAG_OFFY_3	MAG_OFFY_2	MAG_OFFY_1	MAG_OFFY_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 348. MAG\_OFFY\_L register description**

MAG_OFFY_[7:0]	Offset for Y-axis hard-iron compensation (LSbyte). Default value: 00000000
----------------	--

**Table 349. MAG\_OFFY\_H register**

MAG_OFFY_15	MAG_OFFY_14	MAG_OFFY_13	MAG_OFFY_12	MAG_OFFY_11	MAG_OFFY_10	MAG_OFFY_9	MAG_OFFY_8
-------------	-------------	-------------	-------------	-------------	-------------	------------	------------

**Table 350. MAG\_OFFY\_H register description**

MAG_OFFY_[15:8]	Offset for Y-axis hard-iron compensation (MSbyte). Default value: 00000000
-----------------	--

### 15.1.4 MAG\_OFFZ\_L (C4h) and MAG\_OFFZ\_H (C5h)

Offset for Z-axis hard-iron compensation register (R/W)

The value is expressed as half-precision floating-point format: SEEEEFFFFFFFFFF  
(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

**Table 351. MAG\_OFFZ\_L register**

MAG_OFFZ_7	MAG_OFFZ_6	MAG_OFFZ_5	MAG_OFFZ_4	MAG_OFFZ_3	MAG_OFFZ_2	MAG_OFFZ_1	MAG_OFFZ_0
------------	------------	------------	------------	------------	------------	------------	------------

**Table 352. MAG\_OFFZ\_L register description**

MAG_OFFZ_[7:0]	Offset for Z-axis hard-iron compensation (LSbyte). Default value: 00000000
----------------	--

**Table 353. MAG\_OFFZ\_H register**

MAG_OFFZ_15	MAG_OFFZ_14	MAG_OFFZ_13	MAG_OFFZ_12	MAG_OFFZ_11	MAG_OFFZ_10	MAG_OFFZ_9	MAG_OFFZ_8
-------------	-------------	-------------	-------------	-------------	-------------	------------	------------

**Table 354. MAG\_OFFZ\_H register description**

MAG_OFFZ_[15:8]	Offset for Z-axis hard-iron compensation (MSbyte). Default value: 00000000
-----------------	--

### 15.1.5 MAG\_SI\_XX\_L (C6h) and MAG\_SI\_XX\_H (C7h)

Soft-iron (3x3 symmetric) matrix correction register (R/W)

The value is expressed as half-precision floating-point format: SEEEEFFFFFFFFF

(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

**Table 355. MAG\_SI\_XX\_L register**

MAG_SI_XX_7	MAG_SI_XX_6	MAG_SI_XX_5	MAG_SI_XX_4	MAG_SI_XX_3	MAG_SI_XX_2	MAG_SI_XX_1	MAG_SI_XX_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 356. MAG\_SI\_XX\_L register description**

MAG_SI_XX_[7:0]	Soft-iron correction row1 col1 coefficient (LSbyte). Default value: 00000000
-----------------	--

**Table 357. MAG\_SI\_XX\_H register**

MAG_SI_XX_15	MAG_SI_XX_14	MAG_SI_XX_13	MAG_SI_XX_12	MAG_SI_XX_11	MAG_SI_XX_10	MAG_SI_XX_9	MAG_SI_XX_8
--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------

**Table 358. MAG\_SI\_XX\_H register description**

MAG_SI_XX_[15:8]	Soft-iron correction row1 col1 coefficient (MSbyte). Default value: 00111100
------------------	--

### 15.1.6 MAG\_SI\_XY\_L (C8h) and MAG\_SI\_XY\_H (C9h)

Soft-iron (3x3 symmetric) matrix correction register (R/W)

The value is expressed as half-precision floating-point format: SEEEEFFFFFFFFF

(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

**Table 359. MAG\_SI\_XY\_L register**

MAG_SI_XY_7	MAG_SI_XY_6	MAG_SI_XY_5	MAG_SI_XY_4	MAG_SI_XY_3	MAG_SI_XY_2	MAG_SI_XY_1	MAG_SI_XY_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 360. MAG\_SI\_XY\_L register description**

MAG_SI_XY_[7:0]	Soft-iron correction row1 col2 (and row2 col1) coefficient (LSbyte). Default value: 00000000
-----------------	--

**Table 361. MAG\_SI\_XY\_H register**

MAG_SI_XY_15	MAG_SI_XY_14	MAG_SI_XY_13	MAG_SI_XY_12	MAG_SI_XY_11	MAG_SI_XY_10	MAG_SI_XY_9	MAG_SI_XY_8
--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------

**Table 362. MAG\_SI\_XY\_H register description**

MAG_SI_XY_[15:8]	Soft-iron correction row1 col2 (and row2 col1) coefficient (MSbyte). Default value: 00000000
------------------	--

### 15.1.7 MAG\_SI\_XZ\_L (CAh) and MAG\_SI\_XZ\_H (CBh)

Soft-iron (3x3 symmetric) matrix correction register (R/W)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFF  
(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

**Table 363. MAG\_SI\_XZ\_L register**

MAG_SI_XZ_7	MAG_SI_XZ_6	MAG_SI_XZ_5	MAG_SI_XZ_4	MAG_SI_XZ_3	MAG_SI_XZ_2	MAG_SI_XZ_1	MAG_SI_XZ_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 364. MAG\_SI\_XZ\_L register description**

MAG_SI_XZ_[7:0]	Soft-iron correction row1 col3 (and row3 col1) coefficient (LSbyte). Default value: 00000000
-----------------	--

**Table 365. MAG\_SI\_XZ\_H register**

MAG_SI_XZ_15	MAG_SI_XZ_14	MAG_SI_XZ_13	MAG_SI_XZ_12	MAG_SI_XZ_11	MAG_SI_XZ_10	MAG_SI_XZ_9	MAG_SI_XZ_8
--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------

**Table 366. MAG\_SI\_XZ\_H register description**

MAG_SI_XZ_[15:8]	Soft-iron correction row1 col3 (and row3 col1) coefficient (MSbyte). Default value: 00000000
------------------	--

### 15.1.8 MAG\_SI\_YY\_L (CCh) and MAG\_SI\_YY\_H (CDh)

Soft-iron (3x3 symmetric) matrix correction register (r/w).

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFF  
(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

**Table 367. MAG\_SI\_YY\_L register**

MAG_SI_YY_7	MAG_SI_YY_6	MAG_SI_YY_5	MAG_SI_YY_4	MAG_SI_YY_3	MAG_SI_YY_2	MAG_SI_YY_1	MAG_SI_YY_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 368. MAG\_SI\_YY\_L register description**

MAG_SI_YY_[7:0]	Soft-iron correction row2 col2 coefficient (LSbyte). Default value: 00000000
-----------------	--

**Table 369. MAG\_SI\_YY\_H register**

MAG_SI_YY_15	MAG_SI_YY_14	MAG_SI_YY_13	MAG_SI_YY_12	MAG_SI_YY_11	MAG_SI_YY_10	MAG_SI_YY_9	MAG_SI_YY_8
--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------

**Table 370. MAG\_SI\_YY\_H register description**

MAG_SI_YY_[15:8]	Soft-iron correction row2 col2 coefficient (MSbyte). Default value: 00111100
------------------	--

### 15.1.9 MAG\_SI\_YZ\_L (CEh) and MAG\_SI\_YZ\_H (CFh)

Soft-iron (3x3 symmetric) matrix correction register (R/W)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFF  
(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

**Table 371. MAG\_SI\_YZ\_L register**

MAG_SI_YZ_7	MAG_SI_YZ_6	MAG_SI_YZ_5	MAG_SI_YZ_4	MAG_SI_YZ_3	MAG_SI_YZ_2	MAG_SI_YZ_1	MAG_SI_YZ_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 372. MAG\_SI\_YZ\_L register description**

MAG_SI_YZ_[7:0]	Soft-iron correction row2 col3 (and row3 col2) coefficient (LSbyte). Default value: 00000000
-----------------	---

**Table 373. MAG\_SI\_YZ\_H register**

MAG_SI_YZ_15	MAG_SI_YZ_14	MAG_SI_YZ_13	MAG_SI_YZ_12	MAG_SI_YZ_11	MAG_SI_YZ_10	MAG_SI_YZ_9	MAG_SI_YZ_8
--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------

**Table 374. MAG\_SI\_YZ\_H register description**

MAG_SI_YZ_[15:8]	Soft-iron correction row2 col3 (and row3 col2) coefficient (MSbyte). Default value: 00000000
------------------	---

### 15.1.10 MAG\_SI\_ZZ\_L (D0h) and MAG\_SI\_ZZ\_H (D1h)

Soft-iron (3x3 symmetric) matrix correction register (R/W)

The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFF  
(S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

**Table 375. MAG\_SI\_ZZ\_L register**

MAG_SI_ZZ_7	MAG_SI_ZZ_6	MAG_SI_ZZ_5	MAG_SI_ZZ_4	MAG_SI_ZZ_3	MAG_SI_ZZ_2	MAG_SI_ZZ_1	MAG_SI_ZZ_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 376. MAG\_SI\_ZZ\_L register description**

MAG_SI_ZZ_[7:0]	Soft-iron correction row3 col3 coefficient (LSbyte). Default value: 00000000
-----------------	--

**Table 377. MAG\_SI\_ZZ\_H register**

MAG_SI_ZZ_15	MAG_SI_ZZ_14	MAG_SI_ZZ_13	MAG_SI_ZZ_12	MAG_SI_ZZ_11	MAG_SI_ZZ_10	MAG_SI_ZZ_9	MAG_SI_ZZ_8
--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------

**Table 378. MAG\_SI\_ZZ\_H register description**

MAG_SI_ZZ_[15:8]	Soft-iron correction row3 col3 coefficient (MSbyte). Default value: 00111100
------------------	--

### 15.1.11 MAG\_CFG\_A (D4h)

External magnetometer coordinates (Z and Y axes) rotation register (R/W)

**Table 379. MAG\_CFG\_A register**

0 <sup>(1)</sup>	MAG_Y_AXIS2	MAG_Y_AXIS1	MAG_Y_AXIS0	0 <sup>(1)</sup>	MAG_Z_AXIS2	MAG_Z_AXIS1	MAG_Z_AXIS0
------------------	-------------	-------------	-------------	------------------	-------------	-------------	-------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 380. MAG\_CFG\_A description**

MAG_Y_AXIS[2:0]	Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation) (000: Y = Y; (default) 001: Y = -Y; 010: Y = X; 011: Y = -X; 100: Y = -Z; 101: Y = Z; Others: Y = Y)
MAG_Z_AXIS[2:0]	Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation) (000: Z = Y; 001: Z = -Y; 010: Z = X; 011: Z = -X; 100: Z = -Z; 101: Z = Z; (default) Others: Z = Y)

### 15.1.12 MAG\_CFG\_B (D5h)

External magnetometer coordinates (X-axis) rotation register (r/w).

**Table 381. MAG\_CFG\_B register**

0 <sup>(1)</sup>	MAG_X_AXIS2	MAG_X_AXIS1	MAG_X_AXIS0				
------------------	------------------	------------------	------------------	------------------	-------------	-------------	-------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 382. MAG\_CFG\_B description**

MAG_X_AXIS[2:0]	Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation) (000: X = Y; 001: X = -Y; 010: X = X; (default) 011: X = -X; 100: X = -Z; 101: X = Z; Others: X = Y)
-----------------	--

## 15.2 Page 1 - embedded advanced features registers

### 15.2.1 FSM\_LC\_TIMEOUT\_L (7Ah) and FSM\_LC\_TIMEOUT\_H (7Bh)

FSM long counter timeout register (R/W)

The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.

Table 383. **FSM\_LC\_TIMEOUT\_L** register

FSM_LC_TIMEOUT7	FSM_LC_TIMEOUT6	FSM_LC_TIMEOUT5	FSM_LC_TIMEOUT4	FSM_LC_TIMEOUT3	FSM_LC_TIMEOUT2	FSM_LC_TIMEOUT1	FSM_LC_TIMEOUT0
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Table 384. **FSM\_LC\_TIMEOUT\_L** register description

FSM_LC_TIMEOUT[7:0]	FSM long counter timeout value (LSbyte). Default value: 00000000
---------------------	--

Table 385. **FSM\_LC\_TIMEOUT\_H** register

FSM_LC_TIMEOUT15	FSM_LC_TIMEOUT14	FSM_LC_TIMEOUT13	FSM_LC_TIMEOUT12	FSM_LC_TIMEOUT11	FSM_LC_TIMEOUT10	FSM_LC_TIMEOUT9	FSM_LC_TIMEOUT8
------------------	------------------	------------------	------------------	------------------	------------------	-----------------	-----------------

Table 386. **FSM\_LC\_TIMEOUT\_H** register description

FSM_LC_TIMEOUT[15:8]	FSM long counter timeout value (MSbyte). Default value: 00000000
----------------------	--

### 15.2.2 FSM\_PROGRAMS (7Ch)

FSM number of programs register (R/W)

Table 387. **FSM\_PROGRAMS** register

FSM_N_PROG7	FSM_N_PROG6	FSM_N_PROG5	FSM_N_PROG4	FSM_N_PROG3	FSM_N_PROG2	FSM_N_PROG1	FSM_N_PROG0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

Table 388. **FSM\_PROGRAMS** register description

FSM_N_PROG[7:0]	Number of FSM programs; must be less than or equal to 16. Default value: 00000000
-----------------	---

### 15.2.3 FSM\_START\_ADD\_L (7Eh) and FSM\_START\_ADD\_H (7Fh)

FSM start address register (R/W). First available address is 0x033C.

Table 389. **FSM\_START\_ADD\_L** register

FSM_START7	FSM_START6	FSM_START5	FSM_START4	FSM_START3	FSM_START2	FSM_START1	FSM_START0
------------	------------	------------	------------	------------	------------	------------	------------

Table 390. **FSM\_START\_ADD\_L** register description

FSM_START[7:0]	FSM start address value (LSbyte). Default value: 00000000
----------------	---

Table 391. **FSM\_START\_ADD\_H** register

FSM_START15	FSM_START14	FSM_START13	FSM_START12	FSM_START11	FSM_START10	FSM_START9	FSM_START8
-------------	-------------	-------------	-------------	-------------	-------------	------------	------------

Table 392. **FSM\_START\_ADD\_H** register description

FSM_START[15:8]	FSM start address value (MSbyte). Default value: 00000000
-----------------	---

### 15.2.4 PEDO\_CMD\_REG (83h)

Pedometer configuration register (R/W)

Table 393. **PEDO\_CMD\_REG** register

0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	CARRY_COUNT_EN	FP_REJECTION_EN	0 <sup>(1)</sup>	AD_DET_EN
------------------	------------------	------------------	------------------	----------------	-----------------	------------------	-----------

1. This bit must be set to 0 for the correct operation of the device.

Table 394. **PEDO\_CMD\_REG** register description

CARRY_COUNT_EN	Set when user wants to generate interrupt only on count overflow event.
FP_REJECTION_EN	Enables the false-positive rejection feature.
AD_DET_EN	Enables the advanced detection feature.

1. This bit is activated if the PEDO\_ADV\_EN bit of EMB\_FUNC\_EN\_B (05h) is set to 1.
2. This bit is activated if both the FP\_REJECTION\_EN bit in the PEDO\_CMD\_REG (83h) register and the PEDO\_ADV\_EN bit of EMB\_FUNC\_EN\_B (05h) are set to 1.

### 15.2.5 PEDO\_DEB\_STEPS\_CONF (84h)

Pedometer debounce configuration register (R/W)

Table 395. **PEDO\_DEB\_STEPS\_CONF** register

DEB_STEP7	DEB_STEP6	DEB_STEP5	DEB_STEP4	DEB_STEP3	DEB_STEP2	DEB_STEP1	DEB_STEP0
-----------	-----------	-----------	-----------	-----------	-----------	-----------	-----------

Table 396. **PEDO\_DEB\_STEPS\_CONF** register description

DEB_STEP[7:0]	Debounce threshold. Minimum number of steps to increment the step counter (debounce). Default value: 00001010
---------------	---

### 15.2.6 PEDO\_SC\_DELTAT\_L (D0h) and PEDO\_SC\_DELTAT\_H (D1h)

Time period register for step detection on delta time (R/W)

**Table 397. PEDO\_SC\_DELTAT\_L register**

PD_SC_7	PD_SC_6	PD_SC_5	PD_SC_4	PD_SC_3	PD_SC_2	PD_SC_1	PD_SC_0
---------	---------	---------	---------	---------	---------	---------	---------

**Table 398. PEDO\_SC\_DELTAT\_H register**

PD_SC_15	PD_SC_14	PD_SC_13	PD_SC_12	PD_SC_11	PD_SC_10	PD_SC_9	PD_SC_8
----------	----------	----------	----------	----------	----------	---------	---------

**Table 399. PEDO\_SC\_DELTAT\_H/L register description**

PD_SC_[15:0]	Time period value (1LSB = 6.4 ms)
--------------	-----------------------------------

### 15.2.7 MLC\_MAG\_SENSITIVITY\_L (E8h) and MLC\_MAG\_SENSITIVITY\_H (E9h)

External magnetometer sensitivity value register for the machine learning core (R/W)

This register corresponds to the LSB-to-gauss conversion value of the external magnetometer sensor. The register value is expressed as half-precision floating-point format: SEEEEFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits). Default value of MLC\_MAG\_S\_[15:0] is 0x3C00, corresponding to 1 gauss/LSB.

**Table 400. MLC\_MAG\_SENSITIVITY\_L register**

MLC_MAG_S_7	MLC_MAG_S_6	MLC_MAG_S_5	MLC_MAG_S_4	MLC_MAG_S_3	MLC_MAG_S_2	MLC_MAG_S_1	MLC_MAG_S_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 401. MLC\_MAG\_SENSITIVITY\_L register description**

MLC_MAG_S_[7:0]	External magnetometer sensitivity (LSbyte). Default value: 00000000
-----------------	---

**Table 402. MLC\_MAG\_SENSITIVITY\_H register**

MLC_MAG_S_15	MLC_MAG_S_14	MLC_MAG_S_13	MLC_MAG_S_12	MLC_MAG_S_11	MLC_MAG_S_10	MLC_MAG_S_9	MLC_MAG_S_8
--------------	--------------	--------------	--------------	--------------	--------------	-------------	-------------

**Table 403. MLC\_MAG\_SENSITIVITY\_H register description**

MLC_MAG_S_[15:8]	External magnetometer sensitivity (MSbyte). Default value: 00111100
------------------	---

## 16

## Sensor hub register mapping

The table below provides a list of the registers for the sensor hub functions available in the device and the corresponding addresses. The sensor hub registers are accessible when bit SHUB\_REG\_ACCESS is set to 1 in FUNC\_CFG\_ACCESS (01h).

Table 404. Register address map - sensor hub registers

Name	Type	Register address		Default	Comment
		Hex	Binary		
SENSOR_HUB_1	R	02	00000010	output	
SENSOR_HUB_2	R	03	00000011	output	
SENSOR_HUB_3	R	04	00000100	output	
SENSOR_HUB_4	R	05	00000101	output	
SENSOR_HUB_5	R	06	00000110	output	
SENSOR_HUB_6	R	07	00000111	output	
SENSOR_HUB_7	R	08	00001000	output	
SENSOR_HUB_8	R	09	00001001	output	
SENSOR_HUB_9	R	0A	00001010	output	
SENSOR_HUB_10	R	0B	00001011	output	
SENSOR_HUB_11	R	0C	00001100	output	
SENSOR_HUB_12	R	0D	00001101	output	
SENSOR_HUB_13	R	0E	00001110	output	
SENSOR_HUB_14	R	0F	00001111	output	
SENSOR_HUB_15	R	10	00010000	output	
SENSOR_HUB_16	R	11	00010001	output	
SENSOR_HUB_17	R	12	00010010	output	
SENSOR_HUB_18	R	13	00010011	output	
MASTER_CONFIG	R/W	14	00010100	00000000	
SLV0_ADD	R/W	15	00010101	00000000	
SLV0_SUBADD	R/W	16	00010110	00000000	
SLV0_CONFIG	R/W	17	00010111	10000000	
SLV1_ADD	R/W	18	00011000	00000000	
SLV1_SUBADD	R/W	19	00011001	00000000	
SLV1_CONFIG	R/W	1A	00011010	00010000	
SLV2_ADD	R/W	1B	00011011	00000000	
SLV2_SUBADD	R/W	1C	00011100	00000000	
SLV2_CONFIG	R/W	1D	00011101	00000000	
SLV3_ADD	R/W	1E	00011110	00000000	
SLV3_SUBADD	R/W	1F	00011111	00000000	
SLV3_CONFIG	R/W	20	00100000	00000000	
DATAWRITE_SLV0	R/W	21	00100001	00000000	
STATUS_MASTER	R	22	00100010	output	

Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

## 17 Sensor hub register description

### 17.1 SENSOR\_HUB\_1 (02h)

Sensor hub output register (R)

First byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 405. SENSOR\_HUB\_1 register**

Sensor Hub1_7	Sensor Hub1_6	Sensor Hub1_5	Sensor Hub1_4	Sensor Hub1_3	Sensor Hub1_2	Sensor Hub1_1	Sensor Hub1_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 406. SENSOR\_HUB\_1 register description**

SensorHub1_[7:0]	First byte associated to external sensors
------------------	---

### 17.2 SENSOR\_HUB\_2 (03h)

Sensor hub output register (R)

Second byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 407. SENSOR\_HUB\_2 register**

Sensor Hub2_7	Sensor Hub2_6	Sensor Hub2_5	Sensor Hub2_4	Sensor Hub2_3	Sensor Hub2_2	Sensor Hub2_1	Sensor Hub2_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 408. SENSOR\_HUB\_2 register description**

SensorHub2_[7:0]	Second byte associated to external sensors
------------------	--

### 17.3 SENSOR\_HUB\_3 (04h)

Sensor hub output register (R)

Third byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 409. SENSOR\_HUB\_3 register**

Sensor Hub3_7	Sensor Hub3_6	Sensor Hub3_5	Sensor Hub3_4	Sensor Hub3_3	Sensor Hub3_2	Sensor Hub3_1	Sensor Hub3_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 410. SENSOR\_HUB\_3 register description**

SensorHub3_[7:0]	Third byte associated to external sensors
------------------	---

## 17.4 SENSOR\_HUB\_4 (05h)

Sensor hub output register (R)

Fourth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

**Table 411. SENSOR\_HUB\_4 register**

Sensor Hub4_7	Sensor Hub4_6	Sensor Hub4_5	Sensor Hub4_4	Sensor Hub4_3	Sensor Hub4_2	Sensor Hub4_1	Sensor Hub4_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 412. SENSOR\_HUB\_4 register description**

SensorHub4_[7:0]	Fourth byte associated to external sensors
------------------	--

## 17.5 SENSOR\_HUB\_5 (06h)

Sensor hub output register (R)

Fifth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

**Table 413. SENSOR\_HUB\_5 register**

Sensor Hub5_7	Sensor Hub5_6	Sensor Hub5_5	Sensor Hub5_4	Sensor Hub5_3	Sensor Hub5_2	Sensor Hub5_1	Sensor Hub5_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 414. SENSOR\_HUB\_5 register description**

SensorHub5_[7:0]	Fifth byte associated to external sensors
------------------	---

## 17.6 SENSOR\_HUB\_6 (07h)

Sensor hub output register (R)

Sixth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

**Table 415. SENSOR\_HUB\_6 register**

Sensor Hub6_7	Sensor Hub6_6	Sensor Hub6_5	Sensor Hub6_4	Sensor Hub6_3	Sensor Hub6_2	Sensor Hub6_1	Sensor Hub6_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 416. SENSOR\_HUB\_6 register description**

SensorHub6_[7:0]	Sixth byte associated to external sensors
------------------	---

## 17.7 SENSOR\_HUB\_7 (08h)

Sensor hub output register (R)

Seventh byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 417. SENSOR\_HUB\_7 register**

Sensor Hub7_7	Sensor Hub7_6	Sensor Hub7_5	Sensor Hub7_4	Sensor Hub7_3	Sensor Hub7_2	Sensor Hub7_1	Sensor Hub7_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 418. SENSOR\_HUB\_7 register description**

SensorHub7_[7:0]	Seventh byte associated to external sensors
------------------	---

## 17.8 SENSOR\_HUB\_8 (09h)

Sensor hub output register (R)

Eighth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 419. SENSOR\_HUB\_8 register**

Sensor Hub8_7	Sensor Hub8_6	Sensor Hub8_5	Sensor Hub8_4	Sensor Hub8_3	Sensor Hub8_2	Sensor Hub8_1	Sensor Hub8_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 420. SENSOR\_HUB\_8 register description**

SensorHub8_[7:0]	Eighth byte associated to external sensors
------------------	--

## 17.9 SENSOR\_HUB\_9 (0Ah)

Sensor hub output register (R)

Ninth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 421. SENSOR\_HUB\_9 register**

Sensor Hub9_7	Sensor Hub9_6	Sensor Hub9_5	Sensor Hub9_4	Sensor Hub9_3	Sensor Hub9_2	Sensor Hub9_1	Sensor Hub9_0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 422. SENSOR\_HUB\_9 register description**

SensorHub9_[7:0]	Ninth byte associated to external sensors
------------------	---

## 17.10 SENSOR\_HUB\_10 (0Bh)

Sensor hub output register (R)

Tenth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

**Table 423. SENSOR\_HUB\_10 register**

Sensor Hub10_7	Sensor Hub10_6	Sensor Hub10_5	Sensor Hub10_4	Sensor Hub10_3	Sensor Hub10_2	Sensor Hub10_1	Sensor Hub10_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

**Table 424. SENSOR\_HUB\_10 register description**

SensorHub10_[7:0]	Tenth byte associated to external sensors
-------------------	---

## 17.11 SENSOR\_HUB\_11 (0Ch)

Sensor hub output register (R)

Eleventh byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

**Table 425. SENSOR\_HUB\_11 register**

Sensor Hub11_7	Sensor Hub11_6	Sensor Hub11_5	Sensor Hub11_4	Sensor Hub11_3	Sensor Hub11_2	Sensor Hub11_1	Sensor Hub11_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

**Table 426. SENSOR\_HUB\_11 register description**

SensorHub11_[7:0]	Eleventh byte associated to external sensors
-------------------	--

## 17.12 SENSOR\_HUB\_12 (0Dh)

Sensor hub output register (R)

Twelfth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

**Table 427. SENSOR\_HUB\_12 register**

Sensor Hub12_7	Sensor Hub12_6	Sensor Hub12_5	Sensor Hub12_4	Sensor Hub12_3	Sensor Hub12_2	Sensor Hub12_1	Sensor Hub12_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

**Table 428. SENSOR\_HUB\_12 register description**

SensorHub12_[7:0]	Twelfth byte associated to external sensors
-------------------	---

## 17.13 SENSOR\_HUB\_13 (0Eh)

Sensor hub output register (R)

Thirteenth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 429. SENSOR\_HUB\_13 register**

Sensor Hub13_7	Sensor Hub13_6	Sensor Hub13_5	Sensor Hub13_4	Sensor Hub13_3	Sensor Hub13_2	Sensor Hub13_1	Sensor Hub13_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

**Table 430. SENSOR\_HUB\_13 register description**

SensorHub13_[7:0]	Thirteenth byte associated to external sensors
-------------------	--

## 17.14 SENSOR\_HUB\_14 (0Fh)

Sensor hub output register (R)

Fourteenth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 431. SENSOR\_HUB\_14 register**

Sensor Hub14_7	Sensor Hub14_6	Sensor Hub14_5	Sensor Hub14_4	Sensor Hub14_3	Sensor Hub14_2	Sensor Hub14_1	Sensor Hub14_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

**Table 432. SENSOR\_HUB\_14 register description**

SensorHub14_[7:0]	Fourteenth byte associated to external sensors
-------------------	--

## 17.15 SENSOR\_HUB\_15 (10h)

Sensor hub output register (R)

Fifteenth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

**Table 433. SENSOR\_HUB\_15 register**

Sensor Hub15_7	Sensor Hub15_6	Sensor Hub15_5	Sensor Hub15_4	Sensor Hub15_3	Sensor Hub15_2	Sensor Hub15_1	Sensor Hub15_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

**Table 434. SENSOR\_HUB\_15 register description**

SensorHub15_[7:0]	Fifteenth byte associated to external sensors
-------------------	---

## 17.16 SENSOR\_HUB\_16 (11h)

Sensor hub output register (R)

Sixteenth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

Table 435. SENSOR\_HUB\_16 register

Sensor Hub16_7	Sensor Hub16_6	Sensor Hub16_5	Sensor Hub16_4	Sensor Hub16_3	Sensor Hub16_2	Sensor Hub16_1	Sensor Hub16_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

Table 436. SENSOR\_HUB\_16 register description

SensorHub16_[7:0]	Sixteenth byte associated to external sensors
-------------------	---

## 17.17 SENSOR\_HUB\_17 (12h)

Sensor hub output register (R)

Seventeenth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

Table 437. SENSOR\_HUB\_17 register

Sensor Hub17_7	Sensor Hub17_6	Sensor Hub17_5	Sensor Hub17_4	Sensor Hub17_3	Sensor Hub17_2	Sensor Hub17_1	Sensor Hub17_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

Table 438. SENSOR\_HUB\_17 register description

SensorHub17_[7:0]	Seventeenth byte associated to external sensors
-------------------	---

## 17.18 SENSOR\_HUB\_18 (13h)

Sensor hub output register (R)

Eighteenth byte associated to external sensors. The content of the register is consistent with the SLVx\_CONFIG number of read operation configurations (for external sensors from  $x = 0$  to  $x = 3$ ).

Table 439. SENSOR\_HUB\_17 register

Sensor Hub18_7	Sensor Hub18_6	Sensor Hub18_5	Sensor Hub18_4	Sensor Hub18_3	Sensor Hub18_2	Sensor Hub18_1	Sensor Hub18_0
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

Table 440. SENSOR\_HUB\_17 register description

SensorHub18_[7:0]	Eighteenth byte associated to external sensors
-------------------	--

## 17.19 MASTER\_CONFIG (14h)

Master configuration register (R/W)

Table 441. MASTER\_CONFIG register

RST_MASTER_REGS	WRITE_ONCE	START_CONFIG	PASS_THROUGH_MODE	SHUB_PU_EN	MASTER_ON	AUX_SENS_ON1	AUX_SENS_ON0
-----------------	------------	--------------	-------------------	------------	-----------	--------------	--------------

Table 442. MASTER\_CONFIG register description

RST_MASTER_REGS	Resets master logic and output registers. Must be set to 1 and then set to 0. Default value: 0
WRITE_ONCE	Slave 0 write operation is performed only at the first sensor hub cycle. Default value: 0 (0: write operation for each sensor hub cycle; 1: write operation only for the first sensor hub cycle)
START_CONFIG	Sensor hub trigger signal selection. Default value: 0 (0: sensor hub trigger signal is the accelerometer/gyroscope data-ready; 1: sensor hub trigger signal external from INT2 pin)
PASS_THROUGH_MODE	I <sup>2</sup> C interface pass-through. Default value: 0 (0: pass-through disabled; 1: pass-through enabled, primary I <sup>2</sup> C line is short-circuited with the sensor hub line)
SHUB_PU_EN	Enables master I <sup>2</sup> C pull-up. Default value: 0 (0: internal pull-up on auxiliary I <sup>2</sup> C line disabled; 1: internal pull-up on auxiliary I <sup>2</sup> C line enabled)
MASTER_ON	Enables sensor hub I <sup>2</sup> C master. Default: 0 (0: master I <sup>2</sup> C of sensor hub disabled; 1: master I <sup>2</sup> C of sensor hub enabled)
AUX_SENS_ON[1:0]	Number of external sensors to be read by the sensor hub. (00: one sensor (default); 01: two sensors; 10: three sensors; 11: four sensors)

## 17.20 SLV0\_ADD (15h)

I<sup>2</sup>C slave address of the first external sensor (sensor 1) register (R/W)

Table 443. SLV0\_ADD register

slave0_add6	slave0_add5	slave0_add4	slave0_add3	slave0_add2	slave0_add1	slave0_add0	rw_0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	------

Table 444. SLV\_ADD register description

slave0_add[6:0]	I <sup>2</sup> C slave address of sensor 1 that can be read by the sensor hub. Default value: 0000000
rw_0	Read/write operation on sensor 1. Default value: 0 (0: write operation; 1: read operation)

## 17.21 SLV0\_SUBADD (16h)

Address of register on the first external sensor (sensor 1) register (R/W)

Table 445. SLV0\_SUBADD register

slave0_reg7	slave0_reg6	slave0_reg5	slave0_reg4	slave0_reg3	slave0_reg2	slave0_reg1	slave0_reg0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

Table 446. SLV0\_SUBADD register description

slave0_reg[7:0]	Address of register on sensor 1 that has to be read/written according to the rw_0 bit value in SLV0_ADD (15h). Default value: 00000000
-----------------	--

## 17.22 SLV0\_CONFIG (17h)

First external sensor (sensor 1) configuration and sensor hub settings register (R/W)

Table 447. SLV0\_CONFIG register

SHUB_ODR_1	SHUB_ODR_0	0 <sup>(1)</sup>	0 <sup>(1)</sup>	BATCH_EXT_SENS_0_EN	Slave0_numop2	Slave0_numop1	Slave0_numop0
------------	------------	------------------	------------------	---------------------	---------------	---------------	---------------

1. This bit must be set to 0 for the correct operation of the device.

Table 448. SLV0\_CONFIG register description

SHUB_ODR_[1:0]	Rate at which the master communicates. Default value: 00 (00: 104 Hz (or at the maximum ODR between the accelerometer and gyroscope if it is less than 104 Hz); 01: 52 Hz (or at the maximum ODR between the accelerometer and gyroscope if it is less than 52 Hz); 10: 26 Hz (or at the maximum ODR between the accelerometer and gyroscope if it is less than 26 Hz); 11: 12.5 Hz (or at the maximum ODR between the accelerometer and gyroscope if it is less than 12.5 Hz))
BATCH_EXT_SENS_0_EN	Enables FIFO data batching of first slave. Default value: 0
Slave0_numop[2:0]	Number of read operations on sensor 1. Default value: 000

## 17.23 SLV1\_ADD (18h)

I<sup>2</sup>C slave address of the second external sensor (sensor 2) register (R/W)

**Table 449. SLV1\_ADD register**

Slave1_add6	Slave1_add5	Slave1_add4	Slave1_add3	Slave1_add2	Slave1_add1	Slave1_add0	r_1
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-----

**Table 450. SLV1\_ADD register description**

Slave1_add[6:0]	I <sup>2</sup> C slave address of sensor 2 that can be read by the sensor hub. Default value: 0000000
r_1	Enables read operation on sensor 2. Default value: 0 (0: read operation disabled; 1: read operation enabled)

## 17.24 SLV1\_SUBADD (19h)

Address of register on the second external sensor (sensor 2) register (R/W)

**Table 451. SLV1\_SUBADD register**

Slave1_reg7	Slave1_reg6	Slave1_reg5	Slave1_reg4	Slave1_reg3	Slave1_reg2	Slave1_reg1	Slave1_reg0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 452. SLV1\_SUBADD register description**

Slave1_reg[7:0]	Address of register on sensor 2 that has to be read/written according to the r_1 bit value in <a href="#">SLV1_ADD (18h)</a> .
-----------------	--

## 17.25 SLV1\_CONFIG (1Ah)

Second external sensor (sensor 2) configuration register (R/W)

**Table 453. SLV1\_CONFIG register**

0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	BATCH_EXT_SENS_1_EN	Slave1_numop2	Slave1_numop1	Slave1_numop0
------------------	------------------	------------------	------------------	---------------------	---------------	---------------	---------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 454. SLV1\_CONFIG register description**

BATCH_EXT_SENS_1_EN	Enables FIFO data batching of second slave. Default value: 0
Slave1_numop[2:0]	Number of read operations on sensor 2. Default value: 000

## 17.26 SLV2\_ADD (1Bh)

I<sup>2</sup>C slave address of the third external sensor (sensor 3) register (R/W)

Table 455. SLV2\_ADD register

Slave2_add6	Slave2_add5	Slave2_add4	Slave2_add3	Slave2_add2	Slave2_add1	Slave2_add0	r_2
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-----

Table 456. SLV2\_ADD register description

Slave2_add[6:0]	I <sup>2</sup> C slave address of sensor 3 that can be read by the sensor hub.
r_2	Enables read operation on sensor 3. Default value: 0 (0: read operation disabled; 1: read operation enabled)

## 17.27 SLV2\_SUBADD (1Ch)

Address of register on the third external sensor (sensor 3) register (R/W)

Table 457. SLV2\_SUBADD register

Slave2_reg7	Slave2_reg6	Slave2_reg5	Slave2_reg4	Slave2_reg3	Slave2_reg2	Slave2_reg1	Slave2_reg0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

Table 458. SLV2\_SUBADD register description

Slave2_reg[7:0]	Address of register on sensor 3 that has to be read/written according to the r_2 bit value in <a href="#">SLV2_ADD (1Bh)</a> .
-----------------	--

## 17.28 SLV2\_CONFIG (1Dh)

Third external sensor (sensor 3) configuration register (R/W)

Table 459. SLV2\_CONFIG register

0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	BATCH_EXT_SENS_2_EN	Slave2_numop2	Slave2_numop1	Slave2_numop0
------------------	------------------	------------------	------------------	---------------------	---------------	---------------	---------------

1. This bit must be set to 0 for the correct operation of the device.

Table 460. SLV2\_CONFIG register description

BATCH_EXT_SENS_2_EN	Enables FIFO data batching of third slave. Default value: 0
Slave2_numop[2:0]	Number of read operations on sensor 3. Default value: 000

## 17.29 SLV3\_ADD (1Eh)

I<sup>2</sup>C slave address of the fourth external sensor (sensor 4) register (R/W)

**Table 461. SLV3\_ADD register**

Slave3_add6	Slave3_add5	Slave3_add4	Slave3_add3	Slave3_add2	Slave3_add1	Slave3_add0	r_3
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-----

**Table 462. SLV3\_ADD register description**

Slave3_add[6:0]	I <sup>2</sup> C slave address of sensor 4 that can be read by the sensor hub.
r_3	Enables read operation on sensor 4. Default value: 0 (0: read operation disabled; 1: read operation enabled)

## 17.30 SLV3\_SUBADD (1Fh)

Address of register on the fourth external sensor (sensor 4) register (R/W)

**Table 463. SLV3\_SUBADD register**

Slave3_reg7	Slave3_reg6	Slave3_reg5	Slave3_reg4	Slave3_reg3	Slave3_reg2	Slave3_reg1	Slave3_reg0
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

**Table 464. SLV3\_SUBADD register description**

Slave3_reg[7:0]	Address of register on sensor 4 that has to be read according to the r_3 bit value in SLV3_ADD (1Eh).
-----------------	---

## 17.31 SLV3\_CONFIG (20h)

Fourth external sensor (sensor 4) configuration register (R/W)

**Table 465. SLV3\_CONFIG register**

0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	BATCH_EXT_SENS_3_EN	Slave3_numop2	Slave3_numop1	Slave3_numop0
------------------	------------------	------------------	------------------	---------------------	---------------	---------------	---------------

1. This bit must be set to 0 for the correct operation of the device.

**Table 466. SLV3\_CONFIG register description**

BATCH_EXT_SENS_3_EN	Enables FIFO data batching of fourth slave. Default value: 0
Slave3_numop[2:0]	Number of read operations on sensor 4. Default value: 000

## 17.32 DATAWRITE\_SLV0 (21h)

Data to be written into the slave device register (R/W)

**Table 467. DATAWRITE\_SLV0 register**

Slave0_dataw7	Slave0_dataw6	Slave0_dataw5	Slave0_dataw4	Slave0_dataw3	Slave0_dataw2	Slave0_dataw1	Slave0_dataw0
---------------	---------------	---------------	---------------	---------------	---------------	---------------	---------------

**Table 468. DATAWRITE\_SLV0 register description**

Slave0_dataw[7:0]	Data to be written into the slave 0 device according to the rw_0 bit in register SLV0_ADD (15h). Default value: 00000000
-------------------	---

## 17.33 STATUS\_MASTER (22h)

Sensor hub source register (R)

**Table 469. STATUS\_MASTER register**

WR_ONCE_DONE	SLAVE3_NACK	SLAVE2_NACK	SLAVE1_NACK	SLAVE0_NACK	0	0	SENS_HUB_ENDOP
--------------	-------------	-------------	-------------	-------------	---	---	----------------

**Table 470. STATUS\_MASTER register description**

WR_ONCE_DONE	When the bit WRITE_ONCE in MASTER_CONFIG (14h) is configured as 1, this bit is set to 1 when the write operation on slave 0 has been performed and completed. Default value: 0
SLAVE3_NACK	This bit is set to 1 if not acknowledge occurs on slave 3 communication. Default value: 0
SLAVE2_NACK	This bit is set to 1 if not acknowledge occurs on slave 2 communication. Default value: 0
SLAVE1_NACK	This bit is set to 1 if not acknowledge occurs on slave 1 communication. Default value: 0
SLAVE0_NACK	This bit is set to 1 if not acknowledge occurs on slave 0 communication. Default value: 0
SENS_HUB_ENDOP	Sensor hub communication status. Default value: 0 (0: sensor hub communication not concluded; 1: sensor hub communication concluded)

---

## 18 Soldering information

---

The LGA package is compliant with the [ECOPACK](#) and RoHS standard.

It is qualified for soldering heat resistance according to JEDEC J-STD-020.


For land pattern and soldering recommendations, consult technical note [TN0018](#) available on [www.st.com](#).

## 19 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 19.1 LGA-14L package information

Figure 28. LGA-14L 2.5 x 3.0 x 0.86 mm package outline and mechanical data



Dimensions are in millimeter unless otherwise specified  
General tolerance is +/-0.1mm unless otherwise specified

#### OUTER DIMENSIONS

ITEM	DIMENSION [mm]	TOLERANCE [mm]
Length [L]	2.50	$\pm 0.1$
Width [W]	3.00	$\pm 0.1$
Height [H]	0.86	MAX

DM00249496\_5

## 19.2 LGA-14 packing information

Figure 29. Carrier tape information for LGA-14 package




Figure 30. LGA-14 package orientation in carrier tape




Figure 31. Reel information for carrier tape of LGA-14 package




Table 471. Reel dimensions for carrier tape of LGA-14 package

Reel dimensions (mm)	
A (max)	330
B (min)	1.5
C	13 ±0.25
D (min)	20.2
N (min)	60
G	12.4 +2/-0
T (max)	18.4

## Revision history

**Table 472. Document revision history**

Date	Version	Changes
21-Jul-2022	1	Initial release

## Contents

<b>1</b>	<b>Overview</b>	<b>3</b>
<b>2</b>	<b>Embedded low-power features</b>	<b>4</b>
<b>2.1</b>	Tilt detection	4
<b>2.2</b>	Significant motion detection	4
<b>2.3</b>	Finite state machine	4
<b>2.4</b>	Machine learning core	6
<b>3</b>	<b>Pin description</b>	<b>7</b>
<b>3.1</b>	Pin connections	8
<b>4</b>	<b>Module specifications</b>	<b>10</b>
<b>4.1</b>	Mechanical characteristics	10
<b>4.2</b>	Electrical characteristics	12
<b>4.3</b>	Temperature sensor characteristics	12
<b>4.4</b>	Communication interface characteristics	13
<b>4.4.1</b>	SPI - serial peripheral interface	13
<b>4.4.2</b>	I <sup>2</sup> C - inter-IC control interface	14
<b>4.5</b>	Absolute maximum ratings	15
<b>4.6</b>	Terminology	16
<b>4.6.1</b>	Sensitivity	16
<b>4.6.2</b>	Zero-g and zero-rate level	16
<b>5</b>	<b>Digital interfaces</b>	<b>17</b>
<b>5.1</b>	I <sup>2</sup> C/SPI interface	17
<b>5.1.1</b>	I <sup>2</sup> C serial interface	17
<b>5.1.2</b>	SPI bus interface	20
<b>5.2</b>	MIPI I3C <sup>SM</sup> interface	24
<b>5.2.1</b>	MIPI I3C <sup>SM</sup> slave interface	24
<b>5.2.2</b>	MIPI I3C <sup>SM</sup> CCC supported commands	24
<b>5.3</b>	I <sup>2</sup> C/I3C coexistence in LSM6DSTX	26
<b>5.4</b>	Master I <sup>2</sup> C interface	27
<b>5.5</b>	Auxiliary SPI interface	27
<b>6</b>	<b>Functionality</b>	<b>28</b>
<b>6.1</b>	Operating modes	28
<b>6.2</b>	Accelerometer power modes	28
<b>6.2.1</b>	Accelerometer ultralow-power mode	28
<b>6.3</b>	Gyroscope power modes	28

<b>6.4</b>	Block diagram of filters .....	29
<b>6.4.1</b>	Block diagrams of the accelerometer filters.....	29
<b>6.4.2</b>	Block diagrams of the gyroscope filters.....	32
<b>6.5</b>	OIS .....	34
<b>6.5.1</b>	Enabling OIS functionality and connection schemes.....	34
<b>6.6</b>	FIFO .....	38
<b>6.6.1</b>	Bypass mode .....	38
<b>6.6.2</b>	FIFO mode .....	39
<b>6.6.3</b>	Continuous mode .....	39
<b>6.6.4</b>	Continuous-to-FIFO mode.....	39
<b>6.6.5</b>	Bypass-to-continuous mode .....	39
<b>6.6.6</b>	Bypass-to-FIFO mode.....	40
<b>6.6.7</b>	FIFO reading procedure .....	40
<b>7</b>	<b>Application hints .....</b>	<b>41</b>
<b>7.1</b>	LSM6DSTX electrical connections in mode 1 .....	41
<b>7.2</b>	LSM6DSTX electrical connections in mode 2 .....	42
<b>7.3</b>	LSM6DSTX electrical connections in mode 3 and mode 4 .....	43
<b>8</b>	<b>Register mapping.....</b>	<b>46</b>
<b>9</b>	<b>Register description .....</b>	<b>49</b>
<b>9.1</b>	FUNC_CFG_ACCESS (01h).....	49
<b>9.2</b>	PIN_CTRL (02h) .....	50
<b>9.3</b>	FIFO_CTRL1 (07h).....	50
<b>9.4</b>	FIFO_CTRL2 (08h).....	51
<b>9.5</b>	FIFO_CTRL3 (09h).....	52
<b>9.6</b>	FIFO_CTRL4 (0Ah).....	53
<b>9.7</b>	COUNTER_BDR_REG1 (0Bh) .....	54
<b>9.8</b>	COUNTER_BDR_REG2 (0Ch) .....	54
<b>9.9</b>	INT1_CTRL (0Dh).....	55
<b>9.10</b>	INT2_CTRL (0Eh).....	55
<b>9.11</b>	WHO_AM_I (0Fh) .....	56
<b>9.12</b>	CTRL1_XL (10h).....	56
<b>9.13</b>	CTRL2_G (11h).....	57
<b>9.14</b>	CTRL3_C (12h).....	58
<b>9.15</b>	CTRL4_C (13h).....	59
<b>9.16</b>	CTRL5_C (14h).....	60
<b>9.17</b>	CTRL6_C (15h).....	61

<b>9.18</b>	CTRL7_G (16h).....	62
<b>9.19</b>	CTRL8_XL (17h).....	63
<b>9.20</b>	CTRL9_XL (18h).....	65
<b>9.21</b>	CTRL10_C (19h).....	65
<b>9.22</b>	ALL_INT_SRC (1Ah) .....	66
<b>9.23</b>	WAKE_UP_SRC (1Bh).....	66
<b>9.24</b>	TAP_SRC (1Ch) .....	67
<b>9.25</b>	D6D_SRC (1Dh) .....	67
<b>9.26</b>	STATUS_REG (1Eh).....	68
<b>9.27</b>	OUT_TEMP_L (20h), OUT_TEMP_H (21h).....	68
<b>9.28</b>	OUTX_L_G (22h) and OUTX_H_G (23h) .....	68
<b>9.29</b>	OUTY_L_G (24h) and OUTY_H_G (25h) .....	69
<b>9.30</b>	OUTZ_L_G (26h) and OUTZ_H_G (27h).....	69
<b>9.31</b>	OUTX_L_A (28h) and OUTX_H_A (29h).....	69
<b>9.32</b>	OUTY_L_A (2Ah) and OUTY_H_A (2Bh) .....	70
<b>9.33</b>	OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh) .....	70
<b>9.34</b>	EMB_FUNC_STATUS_MAINPAGE (35h) .....	70
<b>9.35</b>	FSM_STATUS_A_MAINPAGE (36h) .....	71
<b>9.36</b>	FSM_STATUS_B_MAINPAGE (37h) .....	71
<b>9.37</b>	MLC_STATUS_MAINPAGE (38h).....	72
<b>9.38</b>	STATUS_MASTER_MAINPAGE (39h).....	72
<b>9.39</b>	FIFO_STATUS1 (3Ah) .....	72
<b>9.40</b>	FIFO_STATUS2 (3Bh) .....	73
<b>9.41</b>	TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h)	73
<b>9.42</b>	UI_STATUS_REG_OIS (49h) .....	74
<b>9.43</b>	UI_OUTX_L_G_OIS (4Ah) and UI_OUTX_H_G_OIS (4Bh) .....	74
<b>9.44</b>	UI_OUTY_L_G_OIS (4Ch) and UI_OUTY_H_G_OIS (4Dh) .....	74
<b>9.45</b>	UI_OUTZ_L_G_OIS (4Eh) and UI_OUTZ_H_G_OIS (4Fh) .....	75
<b>9.46</b>	UI_OUTX_L_A_OIS (50h) and UI_OUTX_H_A_OIS (51h) .....	75
<b>9.47</b>	UI_OUTY_L_A_OIS (52h) and UI_OUTY_H_A_OIS (53h) .....	75
<b>9.48</b>	UI_OUTZ_L_A_OIS (54h) and UI_OUTZ_H_A_OIS (55h) .....	76
<b>9.49</b>	TAP_CFG0 (56h).....	76
<b>9.50</b>	TAP_CFG1 (57h).....	77
<b>9.51</b>	TAP_CFG2 (58h).....	77
<b>9.52</b>	TAP_THS_6D (59h) .....	78
<b>9.53</b>	INT_DUR2 (5Ah).....	78

<b>9.54</b>	WAKE_UP_THS (5Bh) . . . . .	79
<b>9.55</b>	WAKE_UP_DUR (5Ch) . . . . .	79
<b>9.56</b>	FREE_FALL (5Dh) . . . . .	80
<b>9.57</b>	MD1_CFG (5Eh) . . . . .	81
<b>9.58</b>	MD2_CFG (5Fh) . . . . .	82
<b>9.59</b>	I3C_BUS_AVB (62h) . . . . .	83
<b>9.60</b>	INTERNAL_FREQ_FINE (63h) . . . . .	83
<b>9.61</b>	UI_INT_OIS (6Fh) . . . . .	84
<b>9.62</b>	UI_CTRL1_OIS (70h) . . . . .	85
<b>9.63</b>	UI_CTRL2_OIS (71h) . . . . .	86
<b>9.64</b>	UI_CTRL3_OIS (72h) . . . . .	87
<b>9.65</b>	X_OFS_USR (73h) . . . . .	88
<b>9.66</b>	Y_OFS_USR (74h) . . . . .	88
<b>9.67</b>	Z_OFS_USR (75h) . . . . .	88
<b>9.68</b>	FIFO_DATA_OUT_TAG (78h) . . . . .	89
<b>9.69</b>	FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah) . . . . .	90
<b>9.70</b>	FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch) . . . . .	90
<b>9.71</b>	FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh) . . . . .	90
<b>10</b>	<b>SPI2 register mapping</b> . . . . .	91
<b>11</b>	<b>SPI2 register description</b> . . . . .	92
<b>11.1</b>	SPI2_WHO_AM_I (0Fh) . . . . .	92
<b>11.2</b>	SPI2_STATUS_REG_OIS (1Eh) . . . . .	92
<b>11.3</b>	SPI2_OUT_TEMP_L (20h) and SPI2_OUT_TEMP_H (21h) . . . . .	92
<b>11.4</b>	SPI2_OUTX_L_G_OIS (22h) and SPI2_OUTX_H_G_OIS (23h) . . . . .	93
<b>11.5</b>	SPI2_OUTY_L_G_OIS (24h) and SPI2_OUTY_H_G_OIS (25h) . . . . .	93
<b>11.6</b>	SPI2_OUTZ_L_G_OIS (26h) and SPI2_OUTZ_H_G_OIS (27h) . . . . .	93
<b>11.7</b>	SPI2_OUTX_L_A_OIS (28h) and SPI2_OUTX_H_A_OIS (29h) . . . . .	94
<b>11.8</b>	SPI2_OUTY_L_A_OIS (2Ah) and SPI2_OUTY_H_A_OIS (2Bh) . . . . .	94
<b>11.9</b>	SPI2_OUTZ_L_A_OIS (2Ch) and SPI2_OUTZ_H_A_OIS (2Dh) . . . . .	94
<b>11.10</b>	SPI2_INT_OIS (6Fh) . . . . .	95
<b>11.11</b>	SPI2_CTRL1_OIS (70h) . . . . .	96
<b>11.12</b>	SPI2_CTRL2_OIS (71h) . . . . .	97
<b>11.13</b>	SPI2_CTRL3_OIS (72h) . . . . .	98
<b>12</b>	<b>Embedded functions register mapping</b> . . . . .	99
<b>13</b>	<b>Embedded functions register description</b> . . . . .	101

<b>13.1</b>	PAGE_SEL (02h) .....	101
<b>13.2</b>	EMB_FUNC_EN_A (04h).....	101
<b>13.3</b>	EMB_FUNC_EN_B (05h).....	102
<b>13.4</b>	PAGE_ADDRESS (08h).....	102
<b>13.5</b>	PAGE_VALUE (09h).....	102
<b>13.6</b>	EMB_FUNC_INT1 (0Ah) .....	103
<b>13.7</b>	FSM_INT1_A (0Bh) .....	104
<b>13.8</b>	FSM_INT1_B (0Ch) .....	105
<b>13.9</b>	MLC_INT1 (0Dh).....	106
<b>13.10</b>	EMB_FUNC_INT2 (0Eh) .....	107
<b>13.11</b>	FSM_INT2_A (0Fh).....	108
<b>13.12</b>	FSM_INT2_B (10h).....	109
<b>13.13</b>	MLC_INT2 (11h) .....	110
<b>13.14</b>	EMB_FUNC_STATUS (12h) .....	110
<b>13.15</b>	FSM_STATUS_A (13h).....	111
<b>13.16</b>	FSM_STATUS_B (14h).....	111
<b>13.17</b>	MLC_STATUS (15h) .....	112
<b>13.18</b>	PAGE_RW (17h).....	112
<b>13.19</b>	EMB_FUNC_FIFO_CFG (44h) .....	113
<b>13.20</b>	FSM_ENABLE_A (46h) .....	113
<b>13.21</b>	FSM_ENABLE_B (47h) .....	113
<b>13.22</b>	FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) .....	114
<b>13.23</b>	FSM_LONG_COUNTER_CLEAR (4Ah) .....	114
<b>13.24</b>	FSM_OUTS1 (4Ch) .....	114
<b>13.25</b>	FSM_OUTS2 (4Dh) .....	115
<b>13.26</b>	FSM_OUTS3 (4Eh).....	115
<b>13.27</b>	FSM_OUTS4 (4Fh).....	116
<b>13.28</b>	FSM_OUTS5 (50h).....	116
<b>13.29</b>	FSM_OUTS6 (51h).....	117
<b>13.30</b>	FSM_OUTS7 (52h).....	117
<b>13.31</b>	FSM_OUTS8 (53h).....	118
<b>13.32</b>	FSM_OUTS9 (54h).....	118
<b>13.33</b>	FSM_OUTS10 (55h).....	119
<b>13.34</b>	FSM_OUTS11 (56h).....	119
<b>13.35</b>	FSM_OUTS12 (57h).....	120
<b>13.36</b>	FSM_OUTS13 (58h).....	120

---

<b>13.37</b>	FSM_OUTS14 (59h).....	121
<b>13.38</b>	FSM_OUTS15 (5Ah) .....	121
<b>13.39</b>	FSM_OUTS16 (5Bh) .....	122
<b>13.40</b>	EMB_FUNC_ODR_CFG_B (5Fh).....	122
<b>13.41</b>	EMB_FUNC_ODR_CFG_C (60h).....	123
<b>13.42</b>	STEP_COUNTER_L (62h) and STEP_COUNTER_H (63h).....	123
<b>13.43</b>	EMB_FUNC_SRC (64h).....	124
<b>13.44</b>	EMB_FUNC_INIT_A (66h).....	124
<b>13.45</b>	EMB_FUNC_INIT_B (67h).....	125
<b>13.46</b>	MLC0_SRC (70h) .....	125
<b>13.47</b>	MLC1_SRC (71h) .....	125
<b>13.48</b>	MLC2_SRC (72h) .....	125
<b>13.49</b>	MLC3_SRC (73h) .....	126
<b>13.50</b>	MLC4_SRC (74h) .....	126
<b>13.51</b>	MLC5_SRC (75h) .....	126
<b>13.52</b>	MLC6_SRC (76h) .....	126
<b>13.53</b>	MLC7_SRC (77h) .....	127
<b>14</b>	<b>Embedded advanced features pages.....</b>	<b>128</b>
<b>15</b>	<b>Embedded advanced features register description .....</b>	<b>130</b>
<b>15.1</b>	Page 0 - embedded advanced features registers .....	130
<b>15.1.1</b>	MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh) .....	130
<b>15.1.2</b>	MAG_OFFSET_X_L (C0h) and MAG_OFFSET_X_H (C1h).....	130
<b>15.1.3</b>	MAG_OFFSET_Y_L (C2h) and MAG_OFFSET_Y_H (C3h).....	131
<b>15.1.4</b>	MAG_OFFSET_Z_L (C4h) and MAG_OFFSET_Z_H (C5h).....	131
<b>15.1.5</b>	MAG_SI_XX_L (C6h) and MAG_SI_XX_H (C7h) .....	132
<b>15.1.6</b>	MAG_SI_XY_L (C8h) and MAG_SI_XY_H (C9h) .....	132
<b>15.1.7</b>	MAG_SI_XZ_L (CAh) and MAG_SI_XZ_H (CBh) .....	133
<b>15.1.8</b>	MAG_SI YY_L (CCh) and MAG_SI YY_H (CDh) .....	133
<b>15.1.9</b>	MAG_SI_YZ_L (CEh) and MAG_SI_YZ_H (CFh) .....	134
<b>15.1.10</b>	MAG_SI_ZZ_L (D0h) and MAG_SI_ZZ_H (D1h) .....	134
<b>15.1.11</b>	MAG_CFG_A (D4h) .....	135
<b>15.1.12</b>	MAG_CFG_B (D5h) .....	135
<b>15.2</b>	Page 1 - embedded advanced features registers .....	136
<b>15.2.1</b>	FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh).....	136
<b>15.2.2</b>	FSM_PROGRAMS (7Ch) .....	136
<b>15.2.3</b>	FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh) .....	137
<b>15.2.4</b>	PEDO_CMD_REG (83h).....	137

<b>15.2.5</b>	PEDO_DEB_STEPS_CONF (84h) . . . . .	137
<b>15.2.6</b>	PEDO_SC_DELTAT_L (D0h) and PEDO_SC_DELTAT_H (D1h) . . . . .	138
<b>15.2.7</b>	MLC_MAG_SENSITIVITY_L (E8h) and MLC_MAG_SENSITIVITY_H (E9h) . . . . .	138
<b>16</b>	<b>Sensor hub register mapping</b> . . . . .	<b>139</b>
<b>17</b>	<b>Sensor hub register description</b> . . . . .	<b>140</b>
<b>17.1</b>	SENSOR_HUB_1 (02h) . . . . .	140
<b>17.2</b>	SENSOR_HUB_2 (03h) . . . . .	140
<b>17.3</b>	SENSOR_HUB_3 (04h) . . . . .	140
<b>17.4</b>	SENSOR_HUB_4 (05h) . . . . .	141
<b>17.5</b>	SENSOR_HUB_5 (06h) . . . . .	141
<b>17.6</b>	SENSOR_HUB_6 (07h) . . . . .	141
<b>17.7</b>	SENSOR_HUB_7 (08h) . . . . .	142
<b>17.8</b>	SENSOR_HUB_8 (09h) . . . . .	142
<b>17.9</b>	SENSOR_HUB_9 (0Ah) . . . . .	142
<b>17.10</b>	SENSOR_HUB_10 (0Bh) . . . . .	143
<b>17.11</b>	SENSOR_HUB_11 (0Ch) . . . . .	143
<b>17.12</b>	SENSOR_HUB_12 (0Dh) . . . . .	143
<b>17.13</b>	SENSOR_HUB_13 (0Eh) . . . . .	144
<b>17.14</b>	SENSOR_HUB_14 (0Fh) . . . . .	144
<b>17.15</b>	SENSOR_HUB_15 (10h) . . . . .	144
<b>17.16</b>	SENSOR_HUB_16 (11h) . . . . .	145
<b>17.17</b>	SENSOR_HUB_17 (12h) . . . . .	145
<b>17.18</b>	SENSOR_HUB_18 (13h) . . . . .	145
<b>17.19</b>	MASTER_CONFIG (14h) . . . . .	146
<b>17.20</b>	SLV0_ADD (15h) . . . . .	147
<b>17.21</b>	SLV0_SUBADD (16h) . . . . .	147
<b>17.22</b>	SLV0_CONFIG (17h) . . . . .	147
<b>17.23</b>	SLV1_ADD (18h) . . . . .	148
<b>17.24</b>	SLV1_SUBADD (19h) . . . . .	148
<b>17.25</b>	SLV1_CONFIG (1Ah) . . . . .	148
<b>17.26</b>	SLV2_ADD (1Bh) . . . . .	149
<b>17.27</b>	SLV2_SUBADD (1Ch) . . . . .	149
<b>17.28</b>	SLV2_CONFIG (1Dh) . . . . .	149
<b>17.29</b>	SLV3_ADD (1Eh) . . . . .	150
<b>17.30</b>	SLV3_SUBADD (1Fh) . . . . .	150
<b>17.31</b>	SLV3_CONFIG (20h) . . . . .	150

---

17.32	DATAWRITE_SLV0 (21h) . . . . .	151
17.33	STATUS_MASTER (22h) . . . . .	151
18	Soldering information . . . . .	152
19	Package information . . . . .	153
19.1	LGA-14L package information . . . . .	153
19.2	LGA-14 packing information . . . . .	154
	Revision history . . . . .	156
	List of tables . . . . .	165
	List of figures . . . . .	174

## List of tables

<b>Table 1.</b> Pin description . . . . .	9
<b>Table 2.</b> Mechanical characteristics . . . . .	10
<b>Table 3.</b> Electrical characteristics . . . . .	12
<b>Table 4.</b> Temperature sensor characteristics . . . . .	12
<b>Table 5.</b> SPI slave timing values (in mode 3) . . . . .	13
<b>Table 6.</b> I <sup>2</sup> C slave timing values . . . . .	14
<b>Table 7.</b> Absolute maximum ratings . . . . .	15
<b>Table 8.</b> Serial interface pin description . . . . .	17
<b>Table 9.</b> I <sup>2</sup> C terminology . . . . .	17
<b>Table 10.</b> SAD+read/write patterns . . . . .	18
<b>Table 11.</b> Transfer when master is writing one byte to slave . . . . .	18
<b>Table 12.</b> Transfer when master is writing multiple bytes to slave . . . . .	18
<b>Table 13.</b> Transfer when master is receiving (reading) one byte of data from slave . . . . .	18
<b>Table 14.</b> Transfer when master is receiving (reading) multiple bytes of data from slave . . . . .	18
<b>Table 15.</b> MIPI I3CSM CCC commands . . . . .	24
<b>Table 16.</b> Master I <sup>2</sup> C pin details . . . . .	27
<b>Table 17.</b> Auxiliary SPI pin details . . . . .	27
<b>Table 18.</b> Gyroscope LPF2 bandwidth selection . . . . .	32
<b>Table 19.</b> OIS configurations . . . . .	34
<b>Table 20.</b> Internal pin status . . . . .	44
<b>Table 21.</b> Registers address map . . . . .	46
<b>Table 22.</b> FUNC_CFG_ACCESS register . . . . .	49
<b>Table 23.</b> FUNC_CFG_ACCESS register description . . . . .	49
<b>Table 24.</b> PIN_CTRL register . . . . .	50
<b>Table 25.</b> PIN_CTRL register description . . . . .	50
<b>Table 26.</b> FIFO_CTRL1 register . . . . .	50
<b>Table 27.</b> FIFO_CTRL1 register description . . . . .	50
<b>Table 28.</b> FIFO_CTRL2 register . . . . .	51
<b>Table 29.</b> FIFO_CTRL2 register description . . . . .	51
<b>Table 30.</b> FIFO_CTRL3 register . . . . .	52
<b>Table 31.</b> FIFO_CTRL3 register description . . . . .	52
<b>Table 32.</b> FIFO_CTRL4 register . . . . .	53
<b>Table 33.</b> FIFO_CTRL4 register description . . . . .	53
<b>Table 34.</b> COUNTER_BDR_REG1 register . . . . .	54
<b>Table 35.</b> COUNTER_BDR_REG1 register description . . . . .	54
<b>Table 36.</b> COUNTER_BDR_REG2 register . . . . .	54
<b>Table 37.</b> COUNTER_BDR_REG2 register description . . . . .	54
<b>Table 38.</b> INT1_CTRL register . . . . .	55
<b>Table 39.</b> INT1_CTRL register description . . . . .	55
<b>Table 40.</b> INT2_CTRL register . . . . .	55
<b>Table 41.</b> INT2_CTRL register description . . . . .	55
<b>Table 42.</b> WhoAmI register . . . . .	56
<b>Table 43.</b> CTRL1_XL register . . . . .	56
<b>Table 44.</b> CTRL1_XL register description . . . . .	56
<b>Table 45.</b> Accelerometer ODR register setting . . . . .	56
<b>Table 46.</b> Accelerometer full-scale selection . . . . .	56
<b>Table 47.</b> CTRL2_G register . . . . .	57
<b>Table 48.</b> CTRL2_G register description . . . . .	57
<b>Table 49.</b> Gyroscope ODR configuration setting . . . . .	57
<b>Table 50.</b> CTRL3_C register . . . . .	58
<b>Table 51.</b> CTRL3_C register description . . . . .	58
<b>Table 52.</b> CTRL4_C register . . . . .	59
<b>Table 53.</b> CTRL4_C register description . . . . .	59

<b>Table 54.</b>	CTRL5_C register . . . . .	60
<b>Table 55.</b>	CTRL5_C register description . . . . .	60
<b>Table 56.</b>	Angular rate sensor self-test mode selection . . . . .	60
<b>Table 57.</b>	Linear acceleration sensor self-test mode selection . . . . .	60
<b>Table 58.</b>	CTRL6_C register . . . . .	61
<b>Table 59.</b>	CTRL6_C register description . . . . .	61
<b>Table 60.</b>	Trigger mode selection . . . . .	61
<b>Table 61.</b>	Gyroscope LPF1 bandwidth selection . . . . .	61
<b>Table 62.</b>	CTRL7_G register . . . . .	62
<b>Table 63.</b>	CTRL7_G register description . . . . .	62
<b>Table 64.</b>	CTRL8_XL register . . . . .	63
<b>Table 65.</b>	CTRL8_XL register description . . . . .	63
<b>Table 66.</b>	Accelerometer bandwidth configurations . . . . .	63
<b>Table 67.</b>	CTRL9_XL register . . . . .	65
<b>Table 68.</b>	CTRL9_XL register description . . . . .	65
<b>Table 69.</b>	CTRL10_C register . . . . .	65
<b>Table 70.</b>	CTRL10_C register description . . . . .	65
<b>Table 71.</b>	ALL_INT_SRC register . . . . .	66
<b>Table 72.</b>	ALL_INT_SRC register description . . . . .	66
<b>Table 73.</b>	WAKE_UP_SRC register . . . . .	66
<b>Table 74.</b>	WAKE_UP_SRC register description . . . . .	66
<b>Table 75.</b>	TAP_SRC register description . . . . .	67
<b>Table 76.</b>	D6D_SRC register . . . . .	67
<b>Table 77.</b>	D6D_SRC register description . . . . .	67
<b>Table 78.</b>	STATUS_REG register . . . . .	68
<b>Table 79.</b>	STATUS_REG register description . . . . .	68
<b>Table 80.</b>	OUT_TEMP_L register . . . . .	68
<b>Table 81.</b>	OUT_TEMP_H register . . . . .	68
<b>Table 82.</b>	OUT_TEMP register description . . . . .	68
<b>Table 83.</b>	OUTX_L_G register . . . . .	68
<b>Table 84.</b>	OUTX_H_G register . . . . .	68
<b>Table 85.</b>	OUTX_H_G register description . . . . .	68
<b>Table 86.</b>	OUTY_L_G register . . . . .	69
<b>Table 87.</b>	OUTY_H_G register . . . . .	69
<b>Table 88.</b>	OUTY_H_G register description . . . . .	69
<b>Table 89.</b>	OUTZ_L_G register . . . . .	69
<b>Table 90.</b>	OUTZ_H_G register . . . . .	69
<b>Table 91.</b>	OUTZ_H_G register description . . . . .	69
<b>Table 92.</b>	OUTX_L_A register . . . . .	69
<b>Table 93.</b>	OUTX_H_A register . . . . .	69
<b>Table 94.</b>	OUTX_H_A register description . . . . .	69
<b>Table 95.</b>	OUTY_L_A register . . . . .	70
<b>Table 96.</b>	OUTY_H_A register . . . . .	70
<b>Table 97.</b>	OUTY_H_A register description . . . . .	70
<b>Table 98.</b>	OUTZ_L_A register . . . . .	70
<b>Table 99.</b>	OUTZ_H_A register . . . . .	70
<b>Table 100.</b>	OUTZ_H_A register description . . . . .	70
<b>Table 101.</b>	EMB_FUNC_STATUS_MAINPAGE register . . . . .	70
<b>Table 102.</b>	EMB_FUNC_STATUS_MAINPAGE register description . . . . .	70
<b>Table 103.</b>	FSM_STATUS_A_MAINPAGE register . . . . .	71
<b>Table 104.</b>	FSM_STATUS_A_MAINPAGE register description . . . . .	71
<b>Table 105.</b>	FSM_STATUS_B_MAINPAGE register . . . . .	71
<b>Table 106.</b>	FSM_STATUS_B_MAINPAGE register description . . . . .	71
<b>Table 107.</b>	MLC_STATUS_MAINPAGE register . . . . .	72
<b>Table 108.</b>	MLC_STATUS_MAINPAGE register description . . . . .	72

Table 109. 117. STATUS_MASTER_MAINPAGE register . . . . .	72
Table 110. STATUS_MASTER_MAINPAGE register description . . . . .	72
Table 111. FIFO_STATUS1 register . . . . .	72
Table 112. FIFO_STATUS2 register . . . . .	73
Table 113. FIFO_STATUS2 register description . . . . .	73
Table 114. TIMESTAMP output registers . . . . .	73
Table 115. TIMESTAMP output register description . . . . .	73
Table 116. UI_STATUS_REG_OIS register . . . . .	74
Table 117. UI_STATUS_REG_OIS register description . . . . .	74
Table 118. UI_OUTX_L_G_OIS register . . . . .	74
Table 119. UI_OUTX_H_G_OIS register . . . . .	74
Table 120. UI_OUTX_H_G_OIS register description . . . . .	74
Table 121. UI_OUTY_L_G_OIS register . . . . .	74
Table 122. UI_OUTY_H_G_OIS register . . . . .	74
Table 123. UI_OUTY_H_G_OIS register description . . . . .	74
Table 124. UI_OUTZ_L_G_OIS register . . . . .	75
Table 125. UI_OUTZ_H_G_OIS register . . . . .	75
Table 126. UI_OUTZ_H_G_OIS register description . . . . .	75
Table 127. UI_OUTX_L_A_OIS register . . . . .	75
Table 128. UI_OUTX_H_A_OIS register . . . . .	75
Table 129. UI_OUTX_H_A_OIS register description . . . . .	75
Table 130. UI_OUTY_L_A_OIS register . . . . .	75
Table 131. UI_OUTY_H_A_OIS register . . . . .	75
Table 132. UI_OUTY_H_A_OIS register description . . . . .	75
Table 133. UI_OUTZ_L_A_OIS register . . . . .	76
Table 134. UI_OUTZ_H_A_OIS register . . . . .	76
Table 135. UI_OUTZ_H_A_OIS register description . . . . .	76
Table 136. TAP_CFG0 register . . . . .	76
Table 137. TAP_CFG0 register description . . . . .	76
Table 138. TAP_CFG1 register . . . . .	77
Table 139. TAP_CFG1 register description . . . . .	77
Table 140. TAP priority decoding . . . . .	77
Table 141. TAP_CFG2 register . . . . .	77
Table 142. TAP_CFG2 register description . . . . .	77
Table 143. TAP_THS_6D register . . . . .	78
Table 144. TAP_THS_6D register description . . . . .	78
Table 145. Threshold for D4D/D6D function . . . . .	78
Table 146. TAP_DUR register . . . . .	78
Table 147. TAP_DUR register description . . . . .	78
Table 148. WAKE_UP_THS register . . . . .	79
Table 149. WAKE_UP_THS register description . . . . .	79
Table 150. WAKE_UP_DUR register . . . . .	79
Table 151. WAKE_UP_DUR register description . . . . .	79
Table 152. FREE_FALL register . . . . .	80
Table 153. FREE_FALL register description . . . . .	80
Table 154. Threshold for free-fall function . . . . .	80
Table 155. MD1_CFG register . . . . .	81
Table 156. MD1_CFG register description . . . . .	81
Table 157. MD2_CFG register . . . . .	82
Table 158. MD2_CFG register description . . . . .	82
Table 159. I3C_BUS_AVB register . . . . .	83
Table 160. I3C_BUS_AVB register description . . . . .	83
Table 161. INTERNAL_FREQ_FINE register . . . . .	83
Table 162. INTERNAL_FREQ_FINE register description . . . . .	83
Table 163. UI_INT_OIS register . . . . .	84

<b>Table 164.</b> UI_INT_OIS register description . . . . .	84
<b>Table 165.</b> UI_CTRL1_OIS register . . . . .	85
<b>Table 166.</b> UI_CTRL1_OIS register description . . . . .	85
<b>Table 167.</b> DEN mode selection . . . . .	85
<b>Table 168.</b> UI_CTRL2_OIS register . . . . .	86
<b>Table 169.</b> UI_CTRL2_OIS register description . . . . .	86
<b>Table 170.</b> Gyroscope OIS chain digital LPF1 filter bandwidth selection . . . . .	86
<b>Table 171.</b> UI_CTRL3_OIS register . . . . .	87
<b>Table 172.</b> UI_CTRL3_OIS register description . . . . .	87
<b>Table 173.</b> Accelerometer OIS channel full-scale selection . . . . .	87
<b>Table 174.</b> Accelerometer OIS channel bandwidth and phase . . . . .	87
<b>Table 175.</b> Self-test nominal output variation . . . . .	88
<b>Table 176.</b> X_OFS_USR register . . . . .	88
<b>Table 177.</b> X_OFS_USR register description . . . . .	88
<b>Table 178.</b> Y_OFS_USR register . . . . .	88
<b>Table 179.</b> Y_OFS_USR register description . . . . .	88
<b>Table 180.</b> Z_OFS_USR register . . . . .	88
<b>Table 181.</b> Z_OFS_USR register description . . . . .	88
<b>Table 182.</b> FIFO_DATA_OUT_TAG register . . . . .	89
<b>Table 183.</b> FIFO_DATA_OUT_TAG register description . . . . .	89
<b>Table 184.</b> FIFO tag . . . . .	89
<b>Table 185.</b> FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L registers . . . . .	90
<b>Table 186.</b> FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L register description . . . . .	90
<b>Table 187.</b> FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L registers . . . . .	90
<b>Table 188.</b> FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L register description . . . . .	90
<b>Table 189.</b> FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L registers . . . . .	90
<b>Table 190.</b> FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L register description . . . . .	90
<b>Table 191.</b> SPI2 register address map . . . . .	91
<b>Table 192.</b> SPI2_WHO_AM_I register . . . . .	92
<b>Table 193.</b> SPI_STATUS_REG_OIS register . . . . .	92
<b>Table 194.</b> SPI_STATUS_REG_OIS description . . . . .	92
<b>Table 195.</b> SPI2_OUT_TEMP_L register . . . . .	92
<b>Table 196.</b> SPI2_OUT_TEMP_H register . . . . .	92
<b>Table 197.</b> SPI2_OUT_TEMP register description . . . . .	92
<b>Table 198.</b> SPI2_OUTX_L_G_OIS register . . . . .	93
<b>Table 199.</b> SPI2_OUTX_H_G_OIS register . . . . .	93
<b>Table 200.</b> SPI2_OUTX_H_G_OIS register description . . . . .	93
<b>Table 201.</b> SPI2_OUTY_L_G_OIS register . . . . .	93
<b>Table 202.</b> SPI2_OUTY_H_G_OIS register . . . . .	93
<b>Table 203.</b> SPI2_OUTY_H_G_OIS register description . . . . .	93
<b>Table 204.</b> SPI2_OUTZ_L_G_OIS register . . . . .	93
<b>Table 205.</b> SPI2_OUTZ_H_G_OIS register . . . . .	93
<b>Table 206.</b> SPI2_OUTZ_H_G_OIS register description . . . . .	93
<b>Table 207.</b> SPI2_OUTX_L_A_OIS register . . . . .	94
<b>Table 208.</b> SPI2_OUTX_H_A_OIS register . . . . .	94
<b>Table 209.</b> SPI2_OUTX_H_A_OIS register description . . . . .	94
<b>Table 210.</b> SPI2_OUTY_L_A_OIS register . . . . .	94
<b>Table 211.</b> SPI2_OUTY_H_A_OIS register . . . . .	94
<b>Table 212.</b> SPI2_OUTY_H_A_OIS register description . . . . .	94
<b>Table 213.</b> SPI2_OUTZ_L_A_OIS register . . . . .	94
<b>Table 214.</b> SPI2_OUTZ_H_A_OIS register . . . . .	94
<b>Table 215.</b> SPI2_OUTZ_H_A_OIS register description . . . . .	94
<b>Table 216.</b> SPI_INT_OIS register . . . . .	95
<b>Table 217.</b> SPI_INT_OIS register description . . . . .	95
<b>Table 218.</b> SPI_CTRL1_OIS register . . . . .	96

<b>Table 219.</b> SPI_CTRL1_OIS register description . . . . .	96
<b>Table 220.</b> DEN mode selection . . . . .	96
<b>Table 221.</b> SPI_CTRL2_OIS register . . . . .	97
<b>Table 222.</b> SPI_CTRL2_OIS register description . . . . .	97
<b>Table 223.</b> Gyroscope OIS chain digital LPF1 filter bandwidth selection . . . . .	97
<b>Table 224.</b> SPI2_CTRL3_OIS register . . . . .	98
<b>Table 225.</b> SPI2_CTRL3_OIS register description . . . . .	98
<b>Table 226.</b> Register address map - embedded functions . . . . .	99
<b>Table 227.</b> PAGE_SEL register . . . . .	101
<b>Table 228.</b> PAGE_SEL register description . . . . .	101
<b>Table 229.</b> EMB_FUNC_EN_A register . . . . .	101
<b>Table 230.</b> EMB_FUNC_EN_A register description . . . . .	101
<b>Table 231.</b> EMB_FUNC_EN_B register . . . . .	102
<b>Table 232.</b> EMB_FUNC_EN_B register description . . . . .	102
<b>Table 233.</b> PAGE_ADDRESS register . . . . .	102
<b>Table 234.</b> PAGE_ADDRESS register description . . . . .	102
<b>Table 235.</b> PAGE_VALUE register . . . . .	102
<b>Table 236.</b> PAGE_VALUE register description . . . . .	102
<b>Table 237.</b> EMB_FUNC_INT1 register . . . . .	103
<b>Table 238.</b> EMB_FUNC_INT1 register description . . . . .	103
<b>Table 239.</b> FSM_INT1_A register . . . . .	104
<b>Table 240.</b> FSM_INT1_A register description . . . . .	104
<b>Table 241.</b> FSM_INT1_B register . . . . .	105
<b>Table 242.</b> FSM_INT1_B register description . . . . .	105
<b>Table 243.</b> MLC_INT1 register . . . . .	106
<b>Table 244.</b> MLC_INT1 register description . . . . .	106
<b>Table 245.</b> EMB_FUNC_INT2 register . . . . .	107
<b>Table 246.</b> EMB_FUNC_INT2 register description . . . . .	107
<b>Table 247.</b> FSM_INT2_A register . . . . .	108
<b>Table 248.</b> FSM_INT2_A register description . . . . .	108
<b>Table 249.</b> FSM_INT2_B register . . . . .	109
<b>Table 250.</b> FSM_INT2_B register description . . . . .	109
<b>Table 251.</b> MLC_INT2 register . . . . .	110
<b>Table 252.</b> MLC_INT2 register description . . . . .	110
<b>Table 253.</b> EMB_FUNC_STATUS register . . . . .	110
<b>Table 254.</b> EMB_FUNC_STATUS register description . . . . .	110
<b>Table 255.</b> FSM_STATUS_A register . . . . .	111
<b>Table 256.</b> FSM_STATUS_A register description . . . . .	111
<b>Table 257.</b> FSM_STATUS_B register . . . . .	111
<b>Table 258.</b> FSM_STATUS_B register description . . . . .	111
<b>Table 259.</b> MLC_STATUS register . . . . .	112
<b>Table 260.</b> MLC_STATUS register description . . . . .	112
<b>Table 261.</b> PAGE_RW register . . . . .	112
<b>Table 262.</b> PAGE_RW register description . . . . .	112
<b>Table 263.</b> EMB_FUNC_FIFO_CFG register . . . . .	113
<b>Table 264.</b> EMB_FUNC_FIFO_CFG register description . . . . .	113
<b>Table 265.</b> FSM_ENABLE register . . . . .	113
<b>Table 266.</b> FSM_ENABLE register description . . . . .	113
<b>Table 267.</b> FSM_ENABLE_B register . . . . .	113
<b>Table 268.</b> FSM_ENABLE_B register description . . . . .	113
<b>Table 269.</b> FSM_LONG_COUNTER_L register . . . . .	114
<b>Table 270.</b> FSM_LONG_COUNTER_L register description . . . . .	114
<b>Table 271.</b> FSM_LONG_COUNTER_H register . . . . .	114
<b>Table 272.</b> FSM_LONG_COUNTER_H register description . . . . .	114
<b>Table 273.</b> FSM_LONG_COUNTER_CLEAR register . . . . .	114

<b>Table 274.</b> FSM_LONG_COUNTER_CLEAR register description . . . . .	114
<b>Table 275.</b> FSM_OUTS1 register . . . . .	114
<b>Table 276.</b> FSM_OUTS1 register description . . . . .	114
<b>Table 277.</b> FSM_OUTS2 register . . . . .	115
<b>Table 278.</b> FSM_OUTS2 register description . . . . .	115
<b>Table 279.</b> FSM_OUTS3 register . . . . .	115
<b>Table 280.</b> FSM_OUTS3 register description . . . . .	115
<b>Table 281.</b> FSM_OUTS4 register . . . . .	116
<b>Table 282.</b> FSM_OUTS4 register description . . . . .	116
<b>Table 283.</b> FSM_OUTS5 register . . . . .	116
<b>Table 284.</b> FSM_OUTS5 register description . . . . .	116
<b>Table 285.</b> FSM_OUTS6 register . . . . .	117
<b>Table 286.</b> FSM_OUTS6 register description . . . . .	117
<b>Table 287.</b> FSM_OUTS7 register . . . . .	117
<b>Table 288.</b> FSM_OUTS7 register description . . . . .	117
<b>Table 289.</b> FSM_OUTS8 register . . . . .	118
<b>Table 290.</b> FSM_OUTS8 register description . . . . .	118
<b>Table 291.</b> FSM_OUTS9 register . . . . .	118
<b>Table 292.</b> FSM_OUTS9 register description . . . . .	118
<b>Table 293.</b> FSM_OUTS10 register . . . . .	119
<b>Table 294.</b> FSM_OUTS10 register description . . . . .	119
<b>Table 295.</b> FSM_OUTS11 register . . . . .	119
<b>Table 296.</b> FSM_OUTS11 register description . . . . .	119
<b>Table 297.</b> FSM_OUTS12 register . . . . .	120
<b>Table 298.</b> FSM_OUTS12 register description . . . . .	120
<b>Table 299.</b> FSM_OUTS13 register . . . . .	120
<b>Table 300.</b> FSM_OUTS13 register description . . . . .	120
<b>Table 301.</b> FSM_OUTS14 register . . . . .	121
<b>Table 302.</b> FSM_OUTS14 register description . . . . .	121
<b>Table 303.</b> FSM_OUTS15 register . . . . .	121
<b>Table 304.</b> FSM_OUTS15 register description . . . . .	121
<b>Table 305.</b> FSM_OUTS16 register . . . . .	122
<b>Table 306.</b> FSM_OUTS16 register description . . . . .	122
<b>Table 307.</b> EMB_FUNC_ODR_CFG_B register . . . . .	122
<b>Table 308.</b> EMB_FUNC_ODR_CFG_B register description . . . . .	122
<b>Table 309.</b> EMB_FUNC_ODR_CFG_C register . . . . .	123
<b>Table 310.</b> EMB_FUNC_ODR_CFG_C register description . . . . .	123
<b>Table 311.</b> STEP_COUNTER_L register . . . . .	123
<b>Table 312.</b> STEP_COUNTER_L register description . . . . .	123
<b>Table 313.</b> STEP_COUNTER_H register . . . . .	123
<b>Table 314.</b> STEP_COUNTER_H register description . . . . .	123
<b>Table 315.</b> EMB_FUNC_SRC register . . . . .	124
<b>Table 316.</b> EMB_FUNC_SRC register description . . . . .	124
<b>Table 317.</b> EMB_FUNC_INIT_A register . . . . .	124
<b>Table 318.</b> EMB_FUNC_INIT_A register description . . . . .	124
<b>Table 319.</b> EMB_FUNC_INIT_B register . . . . .	125
<b>Table 320.</b> EMB_FUNC_INIT_B register description . . . . .	125
<b>Table 321.</b> MLC0_SRC register . . . . .	125
<b>Table 322.</b> MLC0_SRC register description . . . . .	125
<b>Table 323.</b> MLC1_SRC register . . . . .	125
<b>Table 324.</b> MLC1_SRC register description . . . . .	125
<b>Table 325.</b> MLC2_SRC register . . . . .	125
<b>Table 326.</b> MLC2_SRC register description . . . . .	125
<b>Table 327.</b> MLC3_SRC register . . . . .	126
<b>Table 328.</b> MLC3_SRC register description . . . . .	126

<b>Table 329.</b> MLC4_SRC register . . . . .	126
<b>Table 330.</b> MLC4_SRC register description . . . . .	126
<b>Table 331.</b> MLC5_SRC register . . . . .	126
<b>Table 332.</b> MLC5_SRC register description . . . . .	126
<b>Table 333.</b> MLC6_SRC register . . . . .	126
<b>Table 334.</b> MLC6_SRC register description . . . . .	126
<b>Table 335.</b> MLC7_SRC register . . . . .	127
<b>Table 336.</b> MLC7_SRC register description . . . . .	127
<b>Table 337.</b> Register address map - embedded advanced features page 0 . . . . .	128
<b>Table 338.</b> Register address map - embedded advanced features page 1 . . . . .	129
<b>Table 339.</b> MAG_SENSITIVITY_L register . . . . .	130
<b>Table 340.</b> MAG_SENSITIVITY_L register description . . . . .	130
<b>Table 341.</b> MAG_SENSITIVITY_H register . . . . .	130
<b>Table 342.</b> MAG_SENSITIVITY_H register description . . . . .	130
<b>Table 343.</b> MAG_OFFSET_X_L register . . . . .	130
<b>Table 344.</b> MAG_OFFSET_X_L register description . . . . .	130
<b>Table 345.</b> MAG_OFFSET_X_H register . . . . .	130
<b>Table 346.</b> MAG_OFFSET_X_H register description . . . . .	130
<b>Table 347.</b> MAG_OFFSET_Y_L register . . . . .	131
<b>Table 348.</b> MAG_OFFSET_Y_L register description . . . . .	131
<b>Table 349.</b> MAG_OFFSET_Y_H register . . . . .	131
<b>Table 350.</b> MAG_OFFSET_Y_H register description . . . . .	131
<b>Table 351.</b> MAG_OFFSET_Z_L register . . . . .	131
<b>Table 352.</b> MAG_OFFSET_Z_L register description . . . . .	131
<b>Table 353.</b> MAG_OFFSET_Z_H register . . . . .	131
<b>Table 354.</b> MAG_OFFSET_Z_H register description . . . . .	131
<b>Table 355.</b> MAG_SI_XX_L register . . . . .	132
<b>Table 356.</b> MAG_SI_XX_L register description . . . . .	132
<b>Table 357.</b> MAG_SI_XX_H register . . . . .	132
<b>Table 358.</b> MAG_SI_XX_H register description . . . . .	132
<b>Table 359.</b> MAG_SI_XY_L register . . . . .	132
<b>Table 360.</b> MAG_SI_XY_L register description . . . . .	132
<b>Table 361.</b> MAG_SI_XY_H register . . . . .	132
<b>Table 362.</b> MAG_SI_XY_H register description . . . . .	132
<b>Table 363.</b> MAG_SI_XZ_L register . . . . .	133
<b>Table 364.</b> MAG_SI_XZ_L register description . . . . .	133
<b>Table 365.</b> MAG_SI_XZ_H register . . . . .	133
<b>Table 366.</b> MAG_SI_XZ_H register description . . . . .	133
<b>Table 367.</b> MAG_SI_YY_L register . . . . .	133
<b>Table 368.</b> MAG_SI_YY_L register description . . . . .	133
<b>Table 369.</b> MAG_SI_YY_H register . . . . .	133
<b>Table 370.</b> MAG_SI_YY_H register description . . . . .	133
<b>Table 371.</b> MAG_SI_YZ_L register . . . . .	134
<b>Table 372.</b> MAG_SI_YZ_L register description . . . . .	134
<b>Table 373.</b> MAG_SI_YZ_H register . . . . .	134
<b>Table 374.</b> MAG_SI_YZ_H register description . . . . .	134
<b>Table 375.</b> MAG_SI_ZZ_L register . . . . .	134
<b>Table 376.</b> MAG_SI_ZZ_L register description . . . . .	134
<b>Table 377.</b> MAG_SI_ZZ_H register . . . . .	134
<b>Table 378.</b> MAG_SI_ZZ_H register description . . . . .	134
<b>Table 379.</b> MAG_CFG_A register . . . . .	135
<b>Table 380.</b> MAG_CFG_A description . . . . .	135
<b>Table 381.</b> MAG_CFG_B register . . . . .	135
<b>Table 382.</b> MAG_CFG_B description . . . . .	135
<b>Table 383.</b> FSM_LC_TIMEOUT_L register . . . . .	136

<b>Table 384.</b> FSM_LC_TIMEOUT_L register description . . . . .	136
<b>Table 385.</b> FSM_LC_TIMEOUT_H register . . . . .	136
<b>Table 386.</b> FSM_LC_TIMEOUT_H register description . . . . .	136
<b>Table 387.</b> FSM_PROGRAMS register . . . . .	136
<b>Table 388.</b> FSM_PROGRAMS register description . . . . .	136
<b>Table 389.</b> FSM_START_ADD_L register . . . . .	137
<b>Table 390.</b> FSM_START_ADD_L register description . . . . .	137
<b>Table 391.</b> FSM_START_ADD_H register . . . . .	137
<b>Table 392.</b> FSM_START_ADD_H register description . . . . .	137
<b>Table 393.</b> PEDO_CMD_REG register . . . . .	137
<b>Table 394.</b> PEDO_CMD_REG register description . . . . .	137
<b>Table 395.</b> PEDO_DEB_STEPS_CONF register . . . . .	137
<b>Table 396.</b> PEDO_DEB_STEPS_CONF register description . . . . .	137
<b>Table 397.</b> PEDO_SC_DELTAT_L register . . . . .	138
<b>Table 398.</b> PEDO_SC_DELTAT_H register . . . . .	138
<b>Table 399.</b> PEDO_SC_DELTAT_H/L register description . . . . .	138
<b>Table 400.</b> MLC_MAG_SENSITIVITY_L register . . . . .	138
<b>Table 401.</b> MLC_MAG_SENSITIVITY_L register description . . . . .	138
<b>Table 402.</b> MLC_MAG_SENSITIVITY_H register . . . . .	138
<b>Table 403.</b> MLC_MAG_SENSITIVITY_H register description . . . . .	138
<b>Table 404.</b> Register address map - sensor hub registers . . . . .	139
<b>Table 405.</b> SENSOR_HUB_1 register . . . . .	140
<b>Table 406.</b> SENSOR_HUB_1 register description . . . . .	140
<b>Table 407.</b> SENSOR_HUB_2 register . . . . .	140
<b>Table 408.</b> SENSOR_HUB_2 register description . . . . .	140
<b>Table 409.</b> SENSOR_HUB_3 register . . . . .	140
<b>Table 410.</b> SENSOR_HUB_3 register description . . . . .	140
<b>Table 411.</b> SENSOR_HUB_4 register . . . . .	141
<b>Table 412.</b> SENSOR_HUB_4 register description . . . . .	141
<b>Table 413.</b> SENSOR_HUB_5 register . . . . .	141
<b>Table 414.</b> SENSOR_HUB_5 register description . . . . .	141
<b>Table 415.</b> SENSOR_HUB_6 register . . . . .	141
<b>Table 416.</b> SENSOR_HUB_6 register description . . . . .	141
<b>Table 417.</b> SENSOR_HUB_7 register . . . . .	142
<b>Table 418.</b> SENSOR_HUB_7 register description . . . . .	142
<b>Table 419.</b> SENSOR_HUB_8 register . . . . .	142
<b>Table 420.</b> SENSOR_HUB_8 register description . . . . .	142
<b>Table 421.</b> SENSOR_HUB_9 register . . . . .	142
<b>Table 422.</b> SENSOR_HUB_9 register description . . . . .	142
<b>Table 423.</b> SENSOR_HUB_10 register . . . . .	143
<b>Table 424.</b> SENSOR_HUB_10 register description . . . . .	143
<b>Table 425.</b> SENSOR_HUB_11 register . . . . .	143
<b>Table 426.</b> SENSOR_HUB_11 register description . . . . .	143
<b>Table 427.</b> SENSOR_HUB_12 register . . . . .	143
<b>Table 428.</b> SENSOR_HUB_12 register description . . . . .	143
<b>Table 429.</b> SENSOR_HUB_13 register . . . . .	144
<b>Table 430.</b> SENSOR_HUB_13 register description . . . . .	144
<b>Table 431.</b> SENSOR_HUB_14 register . . . . .	144
<b>Table 432.</b> SENSOR_HUB_14 register description . . . . .	144
<b>Table 433.</b> SENSOR_HUB_15 register . . . . .	144
<b>Table 434.</b> SENSOR_HUB_15 register description . . . . .	144
<b>Table 435.</b> SENSOR_HUB_16 register . . . . .	145
<b>Table 436.</b> SENSOR_HUB_16 register description . . . . .	145
<b>Table 437.</b> SENSOR_HUB_17 register . . . . .	145
<b>Table 438.</b> SENSOR_HUB_17 register description . . . . .	145

---

<a href="#">Table 439.</a>	SENSOR_HUB_17 register . . . . .	145
<a href="#">Table 440.</a>	SENSOR_HUB_17 register description . . . . .	145
<a href="#">Table 441.</a>	MASTER_CONFIG register . . . . .	146
<a href="#">Table 442.</a>	MASTER_CONFIG register description . . . . .	146
<a href="#">Table 443.</a>	SLV0_ADD register . . . . .	147
<a href="#">Table 444.</a>	SLV_ADD register description . . . . .	147
<a href="#">Table 445.</a>	SLV0_SUBADD register . . . . .	147
<a href="#">Table 446.</a>	SLV0_SUBADD register description . . . . .	147
<a href="#">Table 447.</a>	SLV0_CONFIG register . . . . .	147
<a href="#">Table 448.</a>	SLV0_CONFIG register description . . . . .	147
<a href="#">Table 449.</a>	SLV1_ADD register . . . . .	148
<a href="#">Table 450.</a>	SLV1_ADD register description . . . . .	148
<a href="#">Table 451.</a>	SLV1_SUBADD register . . . . .	148
<a href="#">Table 452.</a>	SLV1_SUBADD register description . . . . .	148
<a href="#">Table 453.</a>	SLV1_CONFIG register . . . . .	148
<a href="#">Table 454.</a>	SLV1_CONFIG register description . . . . .	148
<a href="#">Table 455.</a>	SLV2_ADD register . . . . .	149
<a href="#">Table 456.</a>	SLV2_ADD register description . . . . .	149
<a href="#">Table 457.</a>	SLV2_SUBADD register . . . . .	149
<a href="#">Table 458.</a>	SLV2_SUBADD register description . . . . .	149
<a href="#">Table 459.</a>	SLV2_CONFIG register . . . . .	149
<a href="#">Table 460.</a>	SLV2_CONFIG register description . . . . .	149
<a href="#">Table 461.</a>	SLV3_ADD register . . . . .	150
<a href="#">Table 462.</a>	SLV3_ADD register description . . . . .	150
<a href="#">Table 463.</a>	SLV3_SUBADD register . . . . .	150
<a href="#">Table 464.</a>	SLV3_SUBADD register description . . . . .	150
<a href="#">Table 465.</a>	SLV3_CONFIG register . . . . .	150
<a href="#">Table 466.</a>	SLV3_CONFIG register description . . . . .	150
<a href="#">Table 467.</a>	DATAWRITE_SLV0 register . . . . .	151
<a href="#">Table 468.</a>	DATAWRITE_SLV0 register description . . . . .	151
<a href="#">Table 469.</a>	STATUS_MASTER register . . . . .	151
<a href="#">Table 470.</a>	STATUS_MASTER register description . . . . .	151
<a href="#">Table 471.</a>	Reel dimensions for carrier tape of LGA-14 package . . . . .	155
<a href="#">Table 472.</a>	Document revision history . . . . .	156

## List of figures

<b>Figure 1.</b>	Generic state machine . . . . .	5
<b>Figure 2.</b>	State machine in the LSM6DSTX . . . . .	5
<b>Figure 3.</b>	Machine learning core in the LSM6DSTX . . . . .	6
<b>Figure 4.</b>	Pin connections . . . . .	7
<b>Figure 5.</b>	LSM6DSTX connection modes . . . . .	8
<b>Figure 6.</b>	SPI slave timing diagram (in mode 3) . . . . .	13
<b>Figure 7.</b>	I <sup>2</sup> C slave timing diagram . . . . .	14
<b>Figure 8.</b>	Read and write protocol (in mode 3) . . . . .	20
<b>Figure 9.</b>	SPI read protocol (in mode 3) . . . . .	21
<b>Figure 10.</b>	Multiple byte SPI read protocol (2-byte example) (in mode 3) . . . . .	21
<b>Figure 11.</b>	SPI write protocol (in mode 3) . . . . .	22
<b>Figure 12.</b>	Multiple byte SPI write protocol (2-byte example) (in mode 3) . . . . .	22
<b>Figure 13.</b>	SPI read protocol in 3-wire mode (in mode 3) . . . . .	23
<b>Figure 14.</b>	I <sup>2</sup> C and I3C both active (INT1 pin not connected) . . . . .	26
<b>Figure 15.</b>	Only I3C active (INT1 pin connected to Vdd_IO) . . . . .	26
<b>Figure 16.</b>	Block diagram of filters . . . . .	29
<b>Figure 17.</b>	Accelerometer UI chain . . . . .	29
<b>Figure 18.</b>	Accelerometer composite filter . . . . .	30
<b>Figure 19.</b>	Accelerometer chain with mode 4 enabled . . . . .	31
<b>Figure 20.</b>	Gyroscope digital chain - mode 1 (UI/EIS) and mode 2 . . . . .	32
<b>Figure 21.</b>	Gyroscope digital chain - mode 3 / mode 4 (OIS/EIS) . . . . .	33
<b>Figure 22.</b>	Auxiliary SPI full control (a) and enabling primary interface (b) . . . . .	35
<b>Figure 23.</b>	OIS primary interface full-control . . . . .	37
<b>Figure 24.</b>	LSM6DSTX electrical connections in mode 1 . . . . .	41
<b>Figure 25.</b>	LSM6DSTX electrical connections in mode 2 . . . . .	42
<b>Figure 26.</b>	LSM6DSTX electrical connections in Mode 3 and Mode 4 (auxiliary 3/4-wire SPI) . . . . .	43
<b>Figure 27.</b>	Accelerometer block diagram . . . . .	64
<b>Figure 28.</b>	LGA-14L 2.5 x 3.0 x 0.86 mm package outline and mechanical data . . . . .	153
<b>Figure 29.</b>	Carrier tape information for LGA-14 package . . . . .	154
<b>Figure 30.</b>	LGA-14 package orientation in carrier tape . . . . .	154
<b>Figure 31.</b>	Reel information for carrier tape of LGA-14 package . . . . .	155

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved