

# LS8297 LS8297CT



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

# STEPPER MOTOR CONTROLLER

April 2009

#### **FEATURES:**


- Controls Bipolar and Unipolar Motors
- Cost-effective. low current, pin compatible replacement for L297
- Torque ripple compensated half-steps LS8297CT
- · Half and full step modes
- · Normal/wave drive
- · Direction control
- Reset input
- · Step control input
- Enable input
- PWM chopper circuit for current control
- Two over current sensor comparators with external references input
- · All inputs and outputs TTL/CMOS compatible (TTL for 5V operation)
- · Supply current < 400uA
- 4.75 to 7V Operation (VDD VSS).
- · LS8297 (DIP), LS8297-S (SOIC), LS8297-TS (TSSOP) LS8297CT (DIP), LS8297CT-S (SOIC), LS8297CT-TS (TSSOP) - See Figure 1 -

#### **DESCRIPTION:**

The LS8297 Stepper Motor Controller generates four phase drive signal outputs for controlling two phase Bipolar and four phase Unipolar motors. The outputs are used to drive two H-bridges for the two motor windings in the Bipolar motor or the four driver transistors for the two center- tapped windings in the Unipolar motor. The motor can be driven in full step mode either in normal drive (two-phase-on) or wave drive (one-phase-on) and half step mode. The LS8297 provides two inhibit outputs which are used to control the driver stages of each of the motor phases. The circuit uses STEP, FRD/REV and HALF/FULL inputs in a translator to generate controls for the output stages.

A dual PWM chopper circuit using an on-chip oscillator, latches and voltage comparators are used to regulate the current in the motor windings. For each pair of phase driver outputs (PHA, PHB, and PHC, PHD) each pulse of the common internal oscillator sets the latch and enables the output. If the current in the motor winding causes the voltage across a sense resistor to exceed the reference voltage, VREF, at the comparator inputs, the latch is reset disabling the output until the next oscillator pulse.

The CONTROL input determines whether the chopper acts on the phase driver outputs or the inhibit outputs. When the phase lines are chopped, the non-active phase line of each pair (PHA, PHB or PHC, PHD) is activated rather than de-activating the active line to reduce dissipation in the load sensing resistors. Refer to Figure 5B for Bipolar motors. If PHA is high and PHB is low, current flows through Q1, motor winding, Q4 and sense resistor Rs. When chopping occurs, PHB is brought high and circulating current flows through Q1 and D3 and not through Rs resulting in less power dissipation in Rs. Current decay is slow using this method. When the Control input is brought low, chopping occurs by bringing INH1 low. In this case circulating current flows through D2, motor winding and D3 and through the power supply to ground causing the current to decay rapidly. For Unipolar motors, only inhibit chopping is used. Refer to Figure 6. When INH1 is brought low



current in either half of the center tapped motor winding recirculates through the diode across it.

LS8297CT is the torque ripple compensated version of the LS8297. Torque imbalance resulting from alternating "onephase on", "two-phase on" sequence of the half-step mode (see Figure 4) is eliminated in the LS8297CT by switching the sense reference voltage between 100% and 70.7% in alternate steps.

## INPUT/OUTPUT DESCRIPTION:

### **OSC Input**

An RC input with the resistor connected to VDD and the capacitor connected to ground determines the oscillator chopper rate. When connected as an oscillator, the oscillator output appears as a negative-going pulse at the Sync pin. If the Oscillator pin is tied to ground, the Sync pin becomes an input. Osc frequency, fosc = 1/0.69RC

#### SYNC

As an output the Sync can be used to drive Sync pins of other LS8297s. This eliminates the need for RC components for any other LS8297 controllers used in the system. As an input the Sync can be driven by the LS8297 that has the RC oscillator components or by any other system external clock.

#### PHA/PHB/PHC/PHD

Phase drive output signals for power stages. In a Bipolar motor PHA and PHB are used for one H-bridge while PHC and PHD are used for the other.

#### INH1/INH2 Outputs

These outputs are active low inhibit controls for motor drive outputs.  $\overline{\text{INH1}}$  controls driver stage using PHA and PHB signals while  $\overline{\text{INH2}}$  control driver stage using PHC and PHD signals. When the Control input is low, these outputs are chopped using the internal oscillator for current regulating.

#### **CONTROL** Input

When high, the phase <u>outputs</u>, <u>PHA</u>, PHB, PHC and PHD are chopped. When low, <u>INH1</u> and <u>INH2</u> are chopped. Normally, inhibit outputs are chopped. Phase chopping might be used with a Bipolar motor that does not store much energy to prevent fast current decay and a low useful torque.

#### **ENABLE Input**

When Enable input is low, INH1, INH2, PHA, PHB, PHC and PHD are brought low.

#### **HOME Output**

An open drain output that indicates when the **LS8297** is in its initial state with PHA, PHB, PHC, PHD = logic states 0101 respectively. Refer to Figure 4. In the active state the open drain device is off.

#### STEP Input

An active low pulse on this input causes the motor to advance one step. The step occurs on the rising edge of the step signal.

#### FRD/REV Input

A logic 1 on this input causes the motor to advance through the stepping sequence of Fig. 4. A logic 0 on this input cause the motor to reverse the sequence.

#### RESET Input

An active low on this input cause the motor to be restored to the home position (0101).

# HALF/FULL Input

When high, half-step operation is selected. When low, full-step operation is selected. One-phase on full step is selected by selecting full when stepping sequence is at an even state. Two-phase on full step operation is selected when stepping sequence is at an odd state. Refer to Figure 4.

#### SENSE1/SENSE2 Inputs

Inputs for load current sense voltages from power stages using PHA and PHB drive signals or PHC and PHD drive signals, respectively.

#### VREF

Reference voltage for chopper circuit which determines the peak load current.




FIGURE 2. LS8297/LS8297CT BLOCK DIAGRAM

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit	
Vs	Supply Voltage	10	V	
Vi	Input Signals	7	V	
Tstg, TJ	Storage and Junction Temperatures	-40 to +150	°C	

**ELECTRICAL CHARACTERISTICS:** (Refer to Block Diagram, Figure 2, and Timing Diagram, Figure 3)  $TA = +25^{\circ}C$ , VDD = +5V unless otherwise specified.

Parameter	Symbol	Minimum	Typical	Maximum l	Jnit	Condition
( <b>Pin 12</b> ) Supply Voltage Quiscent Supply Current	VDD IDD	4.75 -	- 300	7 400	V uA	- Outputs floating
(Pins 11, 17, 18, 19, 20) Input Voltage Low Input Voltage High Input Current Input Current	VIL VIH II	0 2 -	- - - -	0.75 VDD 50 50	V V nA nA	- - VI = VIL VI = VIH
(Pin 10) Enable Input Voltage Low Enable Input Voltage High Enable Input Current Enable Input Current	VENL VENH IEN IEN	0 2 -	- - - -	1.3 V <sub>DD</sub> 50 50	V V nA nA	- VEN = VENL VEN = VENH
( <b>Pins 4, 6, 7, 9</b> ) Phase Output Voltage Low Phase Output Voltage High		- 4.0	-	0.5	V V	lo = -10mA lo = 5mA
( <b>Pins 5, 8</b> ) Inhibit Output Voltage Low Inhibit Output Voltage High		- 4.0	-	0.5	V V	Io = -10mA Io = 5mA
( <b>Pin 3</b> ) Leakage Current Saturation Voltage	ILeak VSat	- -	- -	1 0.4	uA V	Vo = VDO = 7V I = 5mA
(Pins 13, 14, 15) Comparators Offset Voltage Comparator Bias Current	e Voff Io	- 100	5	- 10	mV uA	VREF = 1V
( <b>Pin 15</b> ) Input Reference Voltage Input Current	VREF IREF	0 -	- -	3 8	V uA	- VREF = 3V
Clock Time Step Pulse Width	tstp	0.5	-	-	us	-
Set up time	ts	1	-	-	us	-
Hold time	tн	4	-	-	us	-
Reset time	tr	1	-	-	us	-
Reset to Step delay	tRStp	1	-	-	us	-
(Pin 16) Oscillator: Sawtooth Low	Vsol	-	2.1	-	V	_
Sawtooth High	Vsон	-	3.65	-	V	-
Frequency	fosc	-	30	-	kHz	R = 22k , C = 3.3nF

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Condition
(Pin 1) Sync:						
Sync Output Voltage Low Sync Output Voltage High	VSyncL VSyncH	- 3.0	-	0.8	V V	Io = -5mA Io = 5mA
Sync Input Pulse Width	Tspw	-	3.3	-	us	R = 22k , C = 3.3nF
Sync Input Switching Point	TSSP	-	2.0	-	V	Pin 16 ≤ 1.0V
Sync Input Current	lis	-	-425	-	uA	Pin 16 ≤ 1.0V, VIN = VDD





FIGURE 3. Input Timing Diagram



# FIGURE 4. MOTOR DRIVING SEQUENCES

The LS8297 generates phase sequences for half-step mode, normal drive mode and wave drive mode. Advancing occurs on the positive edge of the STEP input signal. HOME is defined as PHA, PHB, PHC, PHD being 0101, respectively. The State Diagrams showing the phase output polarities for all states are shown above for clockwise rotation. For counter clockwise rotation, the sequences are reversed. RESET restores the phases to 0101 and State 1.






FIGURE 5A. Typical Application Schematic for a Two-Phase Bipolar Motor Using a Single Motor Driver IC





NOTE: Q1, Q2, Q3, Q4 are MOSFET Power Transistors suitable for 5V Gate Drive Typical P/Ns = IRLZ44N and IRF3708

FIGURE 6. TYPICAL APPLICATION SCHEMATIC FOR A FOUR-PHASE UNIPOLAR MOTOR USING DISCRETE MOSFET TRANSISTORS




FIGURE 7. Synchronizing Multiple LS8297s

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.