


Dual D-Type Positive-Edge-Triggered Flip-Flop

The LS74 is a bipolar, NPN, sealed-junction, silicon integrated circuit. It is manufactured in low-power Schottky technology and is available in a wire-bonded, 14-pin plastic DIP or surface mount package.



Truth Table

Inputs				Outputs	
Set	Clear	Clock	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	\bar{Q}_0

* This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

H = High level (steady state)

L = Low level (steady state)


↑ = Transition from low to high level

X = Irrelevant (any input, including transitions)

Q₀ = Level of Q before the indicated steady-state input conditions were established

\bar{Q}_0 = Complement of Q₀ or level of \bar{Q} before the indicated steady-state input conditions were established

Logic Diagram



Electrical Characteristics

$V_{CC} = 5.0 \pm 0.5$ V, $T_A = -55$ to $+125^\circ\text{C}$ (WA-LS)

$V_{CC} = 5.0 \pm 0.25$ V, $T_A = 0$ to 70°C (WP90224L5)

$V_{CC} = 5.0 \pm 0.5$ V, $T_A = -40$ to $+85^\circ\text{C}$ (WA-LSD, WP91398L2)

Parameter	Symbol	WA-LS		WP, WA-LSD		Units
		Min	Max	Min	Max	
Output Voltage, $V_{CC} = 4.5$ V (WA-LS), 4.75 V (WP, WA-LSD)						
Low, $I_{OL} = 4.0$ mA	V_{OL}	—	0.4	—	0.4	V
$I_{OL} = 8.0$ mA	V_{OL}	—	0.5	—	0.5	V
High, $I_{OH} = -0.4$ mA	V_{OH}	2.5	—	2.7	—	V
Input Voltage, $V_{CC} = 4.5$ V (WA-LS), 4.75 V (WP, WA-LSD)						
Low	V_{IL}	—	0.7	—	0.8*	V
High	V_{IH}	2.0	7.5	2.0	5.5	V
Clamp, $I_{IN} = -18.0$ mA	V_{IK}	—	-1.5	—	-1.5	V
Input Current, $V_{CC} = 5.5$ V (WA-LS), 5.25 V (WP, WA-LSD)						
Low, $V_{IL} = 0.4$ V						
Data	I_{IL}	—	-0.4	—	-0.4	mA
Clock, Set	I_{IL}	—	-0.8	—	-0.8	mA
Clear	I_{IL}	—	-1.2	—	-1.2	mA
High, $V_{IH} = 2.7$ V						
Data	I_{IH}	—	20.0	—	20.0	μA
Clock, Set	I_{IH}	—	40.0	—	40.0	μA
Clear	I_{IH}	—	60.0	—	60.0	μA
@ V_I max,						
$V_I = 7.0$ V (except Set and Clear, $V_I = 5.5$ V) (WA-LS)						
$V_I = 5.5$ V (WP, WA-LSD)						
Data	I_I	—	0.1	—	0.1	mA
Clock, Set	I_I	—	0.2	—	0.2	mA
Clear	I_I	—	0.3	—	0.3	mA
Output Current, $V_{CC} = 5.5$ V (WA-LS), 5.25 V (WP, WA-LSD)						
Short-Circuit	I_{OS}	-20.0	-100.0	-20.0	-100.0	mA
Supply Current, $V_{CC} = 5.5$ V (WA-LS), 5.25 V (WP, WA-LSD)	I_{CC}	—	8.0	—	8.0	mA

* WA-LSD, WP91398L2: $V_{IL} = 0.7$ V

$V_{CC} = 5.0 \text{ V}, T_A = 25^\circ\text{C}, C_L = 15 \text{ pF}$

		WA-LS		WP, WA-LSd		
Parameter	Symbol	Min	Max	Min	Max	Units
Propagation Delay						
Clock-to-Output, Low-to-High	tPLH	—	20.0	—	25.0	ns
High-to-Low	tPHL	—	30.0	—	40.0	ns
Clear- or Set-to-Output, Low-to-High	tPLH	—	18.0	—	25.0	ns
Clear- or Set-to-Output (Clock Low), High-to-Low	tPHL	—	24.0	—	40.0	ns
Clear- or Set-to-Output (Clock High), High-to-Low	tPHL	—	35.0	—	40.0	ns
Operating Conditions						
Pulse Width, Clock High	twOH	25.0	—	25.0	—	ns
Preset or Clear	tw	25.0	—	25.0	—	ns
Setup Time, Low	tDSL	20.0	—	20.0	—	ns
High	tDSH	25.0	—	20.0	—	ns
Hold Time, Low	tDHL	5.0	—	5.0	—	ns
High	tDHH	5.0	—	5.0	—	ns
Maximum Clock Frequency	fmax	30.0	—	25.0	—	MHz

Power supply voltage (V_{CC})..... 7.0 V

Operating temperature (TA)..... WA-LS: -55 to +125°C

WP90224L5: 0 to 70°C

WA-LSD, WP91398L2: -40 to +85°C

Storage temperature (T_{stg})..... -65 to +150°C

14. **Limiting conditions** are defined as the limiting conditions that the user can apply to the device under all variations

Maximum ratings are defined as the limiting conditions that the user can apply to the device under all variations of ambient conditions. If any rating is exceeded, permanent damage to the device may result.

of circuit and environmental conditions. If any rating is exceeded, permanent damage to the device may result.

Bonding or soldering of the external leads of this device can be performed safely at temperatures up to 300°C.

Timing Diagrams




Figure 1. Clock to Output Delays, Data Set-Up and Hold Times, Clock Pulse Width (Note 1)




Figure 2. Set and Clear to Output Delays, Set and Clear Pulse Widths (Note 2)

Notes:

1. This waveform is for an output with internal conditions such that the output is low except when disabled by the output control.
2. This waveform is for an output with internal conditions such that the output is high except when disabled by output control.