



LS7183 & LS7184 Encoder to Counter Interface Chips

LS7183 Timing Diagram:



LS7184 Timing Diagram:



Timing Diagram Notes:

The maximum time delay from the A or B input to the leading edge of any output is 270ns for 3VDC operation and 150ns for 5VDC operation. The pulse width of all clock outputs is set by the value of the Rbias resistor as shown in the table above. Typical rise or fall time of each logic output 10 to 20ns.

Ordering Information:

DIP Package (300mil):	Price:
LS7183-DIP or	\$3.05 / 1
LS7184-DIP	\$2.45 / 25
	\$1.95 / 100
SOIC Package:	\$1.65 / 500
LS7183-SOIC or	\$1.40 / 1K
LS7184-SOIC	

Technical Data, Rev. 06.03.03, June 2003
All information subject to change without notice.