

## Stacked Chip

128M (x16) Flash and 64M (x16) SCRAM and 8M (×16) SRAM

(Model No.: LRS1B07)

Spec No.: MFM2-J14109B

Issue Date: October 18, 2002

DataSheet4U.com www.DataSheet4U.com

et4U

SHARP

002

PRELIMINARY

## SPECIFICATIONS

64M (x16) Flash Memory +64M (x16) Flash Memory 64M (x16) Smartcombo RAM +8M (x16) SRAM Product Type

## LRS1B07

Model No	(LRS1B07)
This device specification is s	ubject to change without notice.
	8 88 pages including the cover and appendix. 28F640BF, LH28F128BF Series Appendix (FUM00701).
CUSTOMERS ACCEPTANCE	
DATE:	
BY:	PRESENTED
	BY: M. Okada M. OKADA

REVIEWED BY:

Dept. General Manager

PREPARED BY:

Product Development Dept. III Flash Memory Division

M. Kawato J. Kataoka

Integrated Circuits Group SHARP CORPORATION

www.DataSheet4U.com

She



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - · Office electronics
    - · Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - · Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.

    DataSheet4U.com
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - · Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

DataShe

DataSheet4U.com

et4U.com

	Contents	
1. Descript	tion	
2. Pin Con	figuration	
3. Block D	Diagram6	
4. Absolute	e Maximum Ratings	
5. Recomm	nended DC Operating Conditions	
6.1 T 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	demory 1       8         Gruth Table       8         5.1.1 Bus Operation       8         5.1.2 Simultaneous Operation Modes Allowed with Four Planes       9         Command Definitions for Flash Memory       10         5.2.1 Command Definitions       10         5.2.2 Identifier Codes for Read Operation       12         5.2.3 Functions of Block Lock and Block Lock-Down       13         5.2.4 Block Locking State Transitions upon Command Write       13         5.2.5 Block Locking State Transitions upon \overline{WP} Transition       14         Register Definition       15         Memory Map for Flash Memory       18         DC Electrical Characteristics for Flash Memory       19         AC Electrical Characteristics for Flash Memory       21         5.6.1 AC Test Conditions       21         5.6.2 Read Cycle       21         5.6.3 Write Cycle (F-\overline{WE} / F1-\overline{CE} Controlled)       22         5.6.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance       23         5.6.5 Flash Memory AC Characteristics Timing Chart       24         5.6.6 Reset Operations       28	DataSh
	lemory 2	
7.1 T	Fruth Table       29         7.1.1 Bus Operation       29         7.1.2 Simultaneous Operation Modes Allowed with Four Planes       30	
7.2 C 7 7 7 7 7	Command Definitions for Flash Memory       31         7.2.1 Command Definitions       31         7.2.2 Identifier Codes for Read Operation       33         7.2.3 Functions of Block Lock and Block Lock-Down       34         7.2.4 Block Locking State Transitions upon Command Write       34         7.2.5 Block Locking State Transitions upon WP Transition       35	
	Register Definition    36      Memory Map for Flash Memory    39	
	DC Electrical Characteristics for Flash Memory	
	AC Electrical Characteristics for Flash Memory	
	7.6.1 AC Test Conditions	
	7.6.2 Read Cycle	
	7.6.3 Write Cycle (F- $\overline{\text{WE}}$ / F <sub>2</sub> - $\overline{\text{CE}}$ Controlled)	
	7.6.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance	
	7.6.5 Flash Memory AC Characteristics Timing Chart	
7 om	7.6.6 Reset Operations	Sheet4U.com

et4U.com

DataShee

DataSheet4U.com



8 Smart	tcombo RAM	50
8.1	Truth Table	
	8.1.1 Bus Operation	
8.2	DC Electrical Characteristics for Smartcombo RAM	
8.3	AC Electrical Characteristic for Smartcombo RAM	
	8.3.1 AC Test Conditions.	52
	8.3.2 Read Cycle	53
	8.3.3 Write Cycle	
	8.3.4 Initialization	55
	8.3.5 Sleep Mode Entry / Exit	55
8.4	Initialization	56
8.5	Page Read Operation	58
	8.5.1 Features of Page Read Operation	58
8.6	Mode Register Settings	59
	8.6.1 Mode Register Setting Method	59
	8.6.2 Cautions for Setting Mode Register	59
8.7	Smartcombo RAM AC Characteristics Timing Chart	60
	M	
9.1	Truth Table	
0.0	9.1.1 Bus Operation	
9.2	DC Electrical Characteristics for SRAM	
9.3	AC Electrical Characteristics for SRAM	
	9.3.1 AC Test Conditions.	
	9.3.2 Read Cycle	76
9.4	SRAM AC Characteristics Timing Chart.	
9.4	Data Retention Characteristics for SRAM	
9.3	Data Retention Characteristics for SRAM	82
10 Note	es	83
10.1100		0.5
11. Flasl	h Memory Data Protection	84
12. Desi	gn Considerations	85
10 D :		0.5
13. Rela	ted Document Information	85

et4U.com

DataShee

DataSheet4U.com

#### 1. Description

The LRS1B07 is a combination memory organized as 4,194,304 x16 bit flash memory, 4,194,304 x16 bit flash memory, 4,194,304 x16 bit Smartcombo RAM and 524,288 x16 bit static RAM in one package.

#### Features

- -Power supply
  -Operating temperature

   • • 2.7V to 3.1V
  -25°C to +85°C
- -Not designed or rated as radiation hardened
- -72 pin CSP(LCSP072-P-0811) plastic package
- -Flash memory has P-type bulk silicon, and Smartcombo RAM has P-type bulk silicon, and SRAM has P-type bulk silicon
- -Flash memory and Smartcombo RAM share one power supply pin (F/SC-V<sub>CC</sub>)
- -For specifications of Flash memory, Smartcombo RAM and SRAM, refer to specification of each chip

#### Standby current of Flash memory and Smartcombo RAM

-Power supply current •••• 250 μA (Max.)

#### Flash Memory 1 (F<sub>1</sub>: 64M (x16) bit Flash Memory)

- -Access Time (Address) •••• 65 ns (Max.)
- -Power supply current (The current for F/SC-V<sub>CC</sub> pin and V<sub>PP</sub> pin)

Read •••• 25 mA (Max. t<sub>CYCLE</sub> = 200ns, CMOS Input)

Word write •••• 60 mA (Max.)
Block erase •••• 30 mA (Max.)

#### Flash Memory 2 (F<sub>2</sub>: 64M (x16) bit Flash Memory)

-Access Time (Address) DataSheet4U.com 65 ns (Max.)

-Power supply current (The current for F/SC-V<sub>CC</sub> pin and V<sub>PP</sub> pin)

Read  $\cdot \cdot \cdot \cdot = 25 \text{ mA}$  (Max.  $t_{\text{CYCLE}} = 200 \text{ns}$ , CMOS Input) Word write  $\cdot \cdot \cdot \cdot = 60 \text{ mA}$  (Max.)

Block erase •••• 30 mA (Max.)

#### Smartcombo RAM (64M (x16) bit Smartcombo RAM)

-Access Time (Address) • • • • 65 ns (Max.)

-Cycle time •••• 65 ns (Min.)

-Power Supply current

Operating current • • • • 50 mA (Max.  $t_{RC}$ ,  $t_{WC} = Min.$ )

#### SRAM (8M (x16) bit SRAM)

-Access Time (Address) •••• 65 ns (Max.)

-Power Supply current

Operating current •••• 45 mA (Max.  $t_{RC}$ ,  $t_{WC} = Min.$ )

Standby current  $\cdot \cdot \cdot \cdot 15 \,\mu A$  (Max.)

DataSheet4U.com


et4U.com

www.DataSheet4U.com

DataShe

3





Note) From T<sub>1</sub> to T<sub>3</sub> pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.

et4U.com

DataShee

DataSheet4U.com www.DataSheet4U.com




Pin Description Tyl  A <sub>0</sub> to A <sub>16</sub> , A <sub>18</sub> Address Inputs (Common)  A <sub>19</sub> to A <sub>21</sub> Address Inputs (Flash, Smartcombo RAM)  F-A <sub>17</sub> Address Inputs (Flash)  S-A <sub>17</sub> Address Inputs (SRAM, Smartcombo RAM)  F <sub>1</sub> -CE Chip Enable Input (Flash - F <sub>1</sub> Selected)  Inp  SC-CE <sub>1</sub> Chip Enable Input (Flash - F <sub>2</sub> Selected)  SC-CE <sub>1</sub> Chip Enable Input (Smartcombo RAM)  S-CE <sub>1</sub> Chip Enable Input (SRAM)  CE <sub>2</sub> Chip Enable Input (SRAM)  S-WE Write Enable Input (Flash)  S-WE Write Enable Input (Flash)  S-OE Output Enable Input (Flash)  S-OE Output Enable Input (SRAM, Smartcombo RAM)  Inp  SRAM, Smartcombo RAM Byte Enable Input (DQ <sub>0</sub> to DQ <sub>7</sub> )  Inp  RST Reset Power Down Input (Flash)  Reset Power Down Input (Flash)  Write Protect Input (Flash)  Write Protect Input (Flash)  Write Protect Input (Flash)  During an Erase or Write operation: Vol.  Block Erase and Write Supend: High-Z (High impedance)  DQ <sub>0</sub> to DQ <sub>15</sub> Data Inputs and Outputs (Common)  F/SC-V <sub>CC</sub> Power Supply (SRAM)  Monitoring Power Supply Voltage (Flash)	
Algo to A21	pe
F-A <sub>17</sub> Address Input (Flash)  S-A <sub>17</sub> Address Input (SRAM, Smartcombo RAM)  F <sub>1</sub> -CE Chip Enable Input (Flash - F <sub>1</sub> Selected)  F <sub>2</sub> -CE Chip Enable Input (Flash - F <sub>2</sub> Selected)  SC-CE <sub>1</sub> Chip Enable Input (SRAM)  S-CE <sub>1</sub> Chip Enable Input (SRAM)  CF <sub>2</sub> Chip Enable Input (SRAM)  CF <sub>2</sub> Chip Enable Input (SRAM)  F-WE Write Enable Input (SRAM), Sleep State Input (Smartcombo RAM)  F-WE Write Enable Input (Flash)  S-WE Write Enable Input (Flash)  S-OE Output Enable Input (SRAM, Smartcombo RAM)  Inp  S-OE Output Enable Input (SRAM, Smartcombo RAM)  Inp  S-OE Output Enable Input (SRAM, Smartcombo RAM)  Inp  SRAM, Smartcombo RAM Byte Enable Input (DQ <sub>0</sub> to DQ <sub>7</sub> )  Inp  Reset Power Down Input (Flash)  Reset Power Down Input (Flash)  Write Protect Input (Flash)  When WP is V <sub>IL</sub> , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When WP is V <sub>IH</sub> , lock-down is disabled.  RY/BY  Ready/Busy Output (Flash)  During an Erase or Write operation: V <sub>OL</sub> Block Erase and Write Suspend: High-Z (High impedance)  DQ <sub>0</sub> to DQ <sub>15</sub> Data Inputs and Outputs (Common)  F/SC-V <sub>CC</sub> Power Supply (Flash, Smartcombo RAM)  Pow	out
$\begin{array}{c} S-A_{17} & \text{Address Input (SRAM, Smartcombo RAM)} & \text{Inp} \\ F_1\overline{\text{CE}} & \text{Chip Enable Input (Flash - }F_1 \text{ Selected}) & \text{Inp} \\ F_2\overline{\text{CE}} & \text{Chip Enable Input (Flash - }F_2 \text{ Selected}) & \text{Inp} \\ SC-\overline{\text{CE}}_1 & \text{Chip Enable Input (Smartcombo RAM)} & \text{Inp} \\ S-\overline{\text{CE}}_1 & \text{Chip Enable Input (SRAM)} & \text{Inp} \\ S-\overline{\text{CE}}_1 & \text{Chip Enable Input (SRAM)} & \text{Inp} \\ S-\overline{\text{CE}}_1 & \text{Chip Enable Input (SRAM)} & \text{Inp} \\ S-\overline{\text{Write Enable Input (SRAM)} & \text{Sleep State Input (Smartcombo RAM)} & \text{Inp} \\ F-\overline{\text{We}} & \text{Write Enable Input (Flash)} & \text{Inp} \\ S-\overline{\text{WE}} & \text{Write Enable Input (Flash)} & \text{Inp} \\ S-\overline{\text{OE}} & \text{Output Enable Input (SRAM, Smartcombo RAM)} & \text{Inp} \\ S-\overline{\text{OE}} & \text{Output Enable Input (SRAM, Smartcombo RAM)} & \text{Inp} \\ \overline{\text{LB}} & \text{SRAM, Smartcombo RAM Byte Enable Input (DQ_0 to DQ_7)} & \text{Inp} \\ \overline{\text{UB}} & \text{SRAM, Smartcombo RAM Byte Enable Input (DQ_8 to DQ_{15})} & \text{Inp} \\ \overline{\text{RST}} & \text{Reset Power Down Input (Flash)}^{\text{Hash}} \text{ ins} \\ \overline{\text{Reset Power Down Input (Flash)}^{\text{Hash}} \text{ ins} \\ \overline{\text{Reset Power Down Input (Flash)}^{\text{Hash}}} & \text{Inp} \\ \overline{\text{Reset Power Down Input (Flash)}} & \text{Write Protect Input (Flash)} \\ \overline{\text{When $\overline{WP}$ is $V_{\text{IL}$, locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When $\overline{WP}$ is $V_{\text{IH}$, lock-down is disabled.} \\ \overline{\text{Read}} & \text{Ready/Busy Output (Flash)} & \text{Open Input (Flash)} \\ \overline{\text{During an Erase or Write operation : $V_{\text{OL}$}$}} & \text{Open Input (AD_{0} to DQ_{15})} \\ \overline{\text{Data Inputs and Outputs (Common)}} & \overline{\text{Input / O}} \\ \overline{\text{Power Supply (Flash, Smartcombo RAM)}} & \overline{\text{Pow}} \\ \overline{\text{Power Supply (SRAM)}} & \overline{\text{Pow}} \\ \overline{\text{Power Supply (SRAM)}} & \overline{\text{Pow}} \\ \overline{\text{Pow}} & \overline{\text{Power Supply (SRAM)}} & \overline{\text{Pow}} \\ \overline{\text{Pow}} & \overline{\text{Power Supply (SRAM)}} & \overline{\text{Pow}} \\ \overline{\text{Pow}} & \overline{\text{Pow}} \\ \overline{\text{Pow}}$	out
F <sub>1</sub> -CE Chip Enable Input (Flash - F <sub>1</sub> Selected)  Inp F <sub>2</sub> -CE Chip Enable Input (Flash - F <sub>2</sub> Selected)  Inp SC-CE <sub>1</sub> Chip Enable Input (Smartcombo RAM)  S-CE <sub>1</sub> Chip Enable Input (SRAM)  CE <sub>2</sub> Chip Enable Input (SRAM), Sleep State Input (Smartcombo RAM)  Inp F-WE Write Enable Input (Flash)  S-WE Write Enable Input (Flash)  Inp S-OE Output Enable Input (SRAM, Smartcombo RAM)  Inp F-OE Output Enable Input (SRAM, Smartcombo RAM)  Inp BRAM, Smartcombo RAM Byte Enable Input (DQ <sub>0</sub> to DQ <sub>7</sub> )  Inp WB SRAM, Smartcombo RAM Byte Enable Input (DQ <sub>0</sub> to DQ <sub>15</sub> )  Inp Reset Power Down Input (Flash)  Reset Power Down Input (Flash)  Write Protect Input (Flash)  When WP is V <sub>IL</sub> , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When WP is V <sub>IH</sub> , lock-down is disabled.  RY/BY  Ready/Busy Output (Flash) During an Erase or Write operation: V <sub>OL</sub> Block Erase and Write Suspend: High-Z (High impedance)  Input / Output DQ <sub>0</sub> to DQ <sub>15</sub> Data Inputs and Outputs (Common)  Input / Output DQ <sub>0</sub> to DQ <sub>15</sub> Power Supply (Flash, Smartcombo RAM)  Pow	out
F2-CE	out
SC-CE   Chip Enable Input (Smartcombo RAM)	out
S-CE1	out
CE2 Chip Enable Input (SRAM), Sleep State Input (Smartcombo RAM)  F-WE Write Enable Input (Flash)  S-WE Write Enable Input (SRAM, Smartcombo RAM)  Inp  F-OE Output Enable Input (Flash)  S-OE Output Enable Input (SRAM, Smartcombo RAM)  Inp  IB SRAM, Smartcombo RAM Byte Enable Input (DQ0 to DQ7)  Inp  WR SRAM, Smartcombo RAM Byte Enable Input (DQ8 to DQ15)  Reset Power Down Input (Flash) Input (DQ8 to DQ15)  Reset Power Down Input (Flash) Input (Plash) Input (Plash) Input (Plash) Input (Plash) Input (Plash)  Write Protect Input (Flash)  When WF is V <sub>IL</sub> , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When WF is V <sub>IH</sub> , lock-down is disabled.  RY/BY  Ready/Busy Output (Flash)  During an Erase or Write operation: V <sub>OL</sub> Block Erase and Write Suspend: High-Z (High impedance)  DQ0 to DQ15  Data Inputs and Outputs (Common)  Input / G  F/SC-V <sub>CC</sub> Power Supply (Flash, Smartcombo RAM)  Pow  S-V <sub>CC</sub>	out
F-WE Write Enable Input (Flash) Inp S-WE Write Enable Input (SRAM, Smartcombo RAM) Inp F-OE Output Enable Input (Flash) Inp S-OE Output Enable Input (SRAM, Smartcombo RAM) Inp LB SRAM, Smartcombo RAM Byte Enable Input (DQ0 to DQ7) Inp WB SRAM, Smartcombo RAM Byte Enable Input (DQ8 to DQ15) Inp Reset Power Down Input (Flash) taSheet4U.com Block erase and Write: VIH Reset Power Down: VIL  Write Protect Input (Flash) When WP is VIL, locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When WP is VIH, lock-down is disabled.  RY/BY Ready/Busy Output (Flash) During an Erase or Write operation: VOL Block Erase and Write Suspend: High-Z (High impedance)  DQ0 to DQ15 Data Inputs and Outputs (Common) Input / O F/SC-VCC Power Supply (Flash, Smartcombo RAM) Pow S-VCC Power Supply (SRAM)	out
S-WE   Write Enable Input (SRAM, Smartcombo RAM)   Input F-OE   Output Enable Input (Flash)   Input S-OE   Output Enable Input (SRAM, Smartcombo RAM)   Input Imput Im	out
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	out
S-OE  Output Enable Input (SRAM, Smartcombo RAM)  Inp  IB  SRAM, Smartcombo RAM Byte Enable Input (DQ <sub>0</sub> to DQ <sub>7</sub> )  Inp  Will  Reset Power Down Input (Flash) taSheet4U.com  Block erase and Write: V <sub>IH</sub> Read: V <sub>IH</sub> Reset Power Down: V <sub>IL</sub> Write Protect Input (Flash)  When Will is V <sub>IL</sub> , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When Will is V <sub>IH</sub> , lock-down is disabled.  RY/BY  Ready/Busy Output (Flash)  During an Erase or Write operation: V <sub>OL</sub> Block Erase and Write Suspend: High-Z (High impedance)  Open I  Output  DQ <sub>0</sub> to DQ <sub>15</sub> Data Inputs and Outputs (Common)  Input / O  S-V <sub>CC</sub> Power Supply (Flash, Smartcombo RAM)  Pow	out
$\overline{LB} \qquad SRAM, Smartcombo RAM Byte Enable Input (DQ_0 to DQ_7) \qquad Inp \\ \overline{UB} \qquad SRAM, Smartcombo RAM Byte Enable Input (DQ_8 to DQ_{15}) \qquad Inp \\ \overline{RST} \qquad Reset Power Down Input (Flash) taSheet4U.com \\ Block erase and Write : V_{IH} \\ Read : V_{IH} \\ Reset Power Down : V_{IL} \qquad Inp \\ \overline{WP} \qquad Write Protect Input (Flash) \\ When \overline{WP} is V_{IL}, locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When \overline{WP} is V_{IH}, lock-down is disabled. RY/\overline{BY} \qquad Ready/Busy Output (Flash) \\ During an Erase or Write operation : V_{OL} \\ Block Erase and Write Suspend : High-Z (High impedance) \qquad Open I Output (Flash) \\ DQ_0 to DQ_{15} \qquad Data Inputs and Outputs (Common) \qquad Input / Output (Flash) \\ F/SC-V_{CC} \qquad Power Supply (Flash, Smartcombo RAM) \qquad Power Supply (SRAM) \qquad Power Supp$	out
	out
	out
	out
	out
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	out
F/SC-V <sub>CC</sub> Power Supply (Flash, Smartcombo RAM) Pow S-V <sub>CC</sub> Power Supply (SRAM) Pow	
S-V <sub>CC</sub> Power Supply (SRAM) Pow	Output
11 11 11 11 11 11	ver
Monitoring Power Supply Voltage (Flash)	ver
$V_{PP}$ Block Erase and Write: $V_{PP} = V_{PPH}$ All Blocks Locked: $V_{PP} < V_{PPLK}$	out
GND GND (Common) Pow	ver
NC Non Connection -	
T <sub>1</sub> to T <sub>3</sub> Test pins (Should be all open)	

et4U.com

DataShee

DataSheet4U.com www.DataSheet4U.com



DataSheet4U.com

et4U.com

www.DataSheet4U.com

DataShee



#### 4. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
$V_{CC}$	Supply Voltage	1	-0.2 to +3.6	V
V <sub>IN</sub>	Input Voltage	1,2,3	-0.2 to $V_{\rm CC}$ +0.3	V
$T_{A}$	Operating Temperature		-25 to +85	°C
$T_{STG}$	Storage Temperature		-55 to +125	°C
$V_{PP}$	V <sub>PP</sub> Voltage	1,2	-0.2 to +3.6	V

#### Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.
- 2. -1.0V undershoot is allowed when the pulse width is less than 5 nsec.
- 3.  $V_{IN}$  should not be over  $V_{CC}$  +0.3V.

#### 5. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$ 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
$V_{CC}$	Supply Voltage	3	2.7		3.1	V
$V_{PP}$	V <sub>PP</sub> Voltage (Write Operation)		1.65		3.1	V
v PP	V <sub>PP</sub> Voltage (Read Operation)		0		3.1	V
$V_{\mathrm{IH}}$	Input Voltage	lata Shoot	Vcc -0.4 <sup>(2)</sup>		Vcc +0.2 (1)	V
$V_{\mathrm{IL}}$	Input Voltage	ataonee	-0.2		0.4	V

#### Notes:

et4U.com

- 1.  $V_{CC}$  is the lower of F/SC- $V_{CC}$  or S- $V_{CC}$ .
- 2.  $V_{CC}$  is the higher of F/SC- $V_{CC}$  or S- $V_{CC}$ .
- 3.  $V_{CC}$  includes both F/SC- $V_{CC}$  and S- $V_{CC}$ .

DataShee

DataSheet4U.com

- 6. Flash Memory 1
- 6.1 Truth Table

#### 6.1.1 Bus Operation (1)

Flash	Notes	$F_1$ - $\overline{CE}$	RST	F-OE	F-WE	DQ <sub>0</sub> to DQ <sub>15</sub>
Read	3,5			L	Н	(7)
Output Disable	5	L	Н	11	П	High - Z
Write	2,3,4,5			Н	L	$\mathrm{D_{IN}}$
Standby	5	Н	Н	X	X	High 7
Reset Power Down	5,6	X	L	A	Λ	High - Z

#### Notes:

et4U.com

- 1.  $L = V_{IL}$ ,  $H = V_{IH}$ , X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase, full chip erase, (page buffer) program are reliably executed when  $V_{PP} = V_{PPH}$  and  $V_{CC} = 2.7 V$  to 3.1 V. Block erase, full chip erase, (page buffer) program with  $V_{PP} < V_{PPH}$  (Min.) produce spurious results and should not be
- 3. Never hold F-OE low and F-WE low at the same timing.
- 4. Refer to Section 6.2 Command Definitions for Flash Memory valid  $D_{\rm IN}$  during a write operation.
- 5.  $\overline{WP}$  set to  $V_{IL}$  or  $V_{IH}$ .
- 6. Electricity consumption of Flash Memory is lowest when  $\overline{RST} = GND \pm 0.2V$ .
- 7. Flash Read Mode

Mode	Address	DQ <sub>0</sub> to DQ <sub>15</sub>
Read Array	X	$D_{OUT}$
Read Identifier Codes	See 6.2.2	See 6.2.2
Read Query	Refer to the Appendix	Refer to the Appendix

DataShe

DataSheet4U.com

### $6.1.2\,$ Simultaneous Operation Modes Allowed with Four Planes $^{(1,2)}$

THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:							S:			
IF ONE PARTITION IS:	Read Array	Read ID	Read Status	Read Query	Word Program	Page Buffer Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	X	X	X	X	X	X	X		X	X
Read ID	X	X	X	X	X	X	X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X	X		X	X
Word Program	X	X	X	X						X
Page Buffer Program	X	X	X	X						X
Block Erase	X	X	X	X						
Full Chip Erase			X							
Program Suspend	X	X	X	X						X
Block Erase Suspend	X	X	X	X	X	X			X	

#### Notes:

et4U.com

1. "X" denotes the operation available.

2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing.

Commands must be written to an address within the block targeted by that command.

DataShee

DataSheet4U.com



#### 6.2 Command Definitions for Flash Memory (11)

#### 6.2.1 Command Definitions

	Bus	Bus		irst Bus Cyc	le	Second Bus Cycle			
Command	Cycles Req'd	Notes	Oper (1)	Address (2)	Data	Oper (1)	Address (2)	Data (3)	
Read Array	1		Write	PA	FFH				
Read Identifier Codes	≥ 2	4	Write	PA	90H	Read	IA	ID	
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD	
Read Status Register	2		Write	PA	70H	Read	PA	SRD	
Clear Status Register	1		Write	PA	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	5, 9	Write	X	30H	Write	X	D0H	
Program	2	5, 6	Write	WA	40H or 10H	Write	WA	WD	
Page Buffer Program	≥ 4	5, 7	Write	WA	E8H	Write	WA	N-1	
Block Erase and (Page Buffer) Program Suspend	1	8, 9	Write	PA	ВОН				
Block Erase and (Page Buffer) Program Resume	1	8, 9	Write	PA	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2	Dat	Write	BA	60H	Write	BA	2FH	
Set Partition Configuration Register	2	Dat	Write	PCRC	60H	Write	PCRC	04H	

et4U.com

#### Notes:

- 1. Bus operations are defined in 6.1.1 Bus Operation.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
  - X=Any valid address within the device.
  - PA=Address within the selected partition.
  - IA=Identifier codes address (See 6.2.2 Identifier Codes for Read Operation).
  - QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.
  - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
  - WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. PCRC=Partition configuration register code presented on the address  $A_0$ - $A_{15}$ .
- 3. ID=Data read from identifier codes (See 6.2.2 Identifier Codes for Read Operation).
  - QD=Data read from query database. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details. SRD=Data read from status register. See 6.3 Register Definition for a description of the status register bits.
  - WD=Data to be programmed at location WA. Data is latched on the rising edge of F- $\overline{\text{WE}}$  or  $F_1$ - $\overline{\text{CE}}$  (whichever
  - goes high first) during command write cycles.
  - N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code (See 6.2.2 Identifier Codes for Read Operation).
  - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when  $\overline{RST}$  is  $V_{IH}$ .
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.

DataShe

DataSheet4U.com

DataSheet4U.d



- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase operation can not be suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when  $\overline{WP}$  is  $V_{IL}$ . When  $\overline{WP}$  is  $V_{IH}$ , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used

et4U.com

DataSheet4U.com

www.DataSheet4U.com

DataShe

#### 6.2.2 Identifier Codes for Read Operation

	Code	Address [A <sub>15</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	4
Device Code	64M (x16) Top Parameter Device Code	0001H	00B0H	1, 4
	Block is Unlocked		$DQ_0 = 0$	2
Plack Lock Configuration Code	Block is Locked	Block Address	$DQ_0 = 1$	2
Block Lock Configuration Code	Block is not Locked-Down	+ 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	3, 4

#### Notes:

- 1. Top parameter device has its parameter blocks in the plane 3 (The highest address).
- 2. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes command (90H) has been written.
  - $DQ_{15}$ - $DQ_2$  is reserved for future implementation.
- 3. PCRC = Partition Configuration Register Code.
- 4. The address  $A_{21}$ - $A_{16}$  are shown in below table for reading the manufacturer, device, device configuration code. The address to read the identifier codes is dependent on the partition which is selected when writing the Read Identifier Codes command (90H).
  - See Section 6.3 Partition Configuration Register Definition (P.17) for the partition configuration register.

#### Identifier Codes for Read Operation on Partition Configuration (64M (x16)-bit device)

Part	ition Configuration Reg	gister	Address (64M (x16)-bit device)
PCR.10	PCR.9	PCR.8	[A <sub>21</sub> -A <sub>16</sub> ]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

et4U.com

DataShe

DataSheet4U.com

#### 6.2.3 Functions of Block Lock and Block Lock-Down

		(2)			
State	$\overline{\mathrm{WP}}$	DQ <sub>1</sub> <sup>(1)</sup>	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

#### Notes:

- 1.  $DQ_0 = 1$ : a block is locked;  $DQ_0 = 0$ : a block is unlocked.  $DQ_1 = 1$ : a block is locked-down;  $DQ_1 = 0$ : a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] ( $\overline{\text{WP}} = 0$ ) or [101] ( $\overline{\text{WP}} = 1$ ), regardless of the states before power-off or reset operation.
- 4. When  $\overline{WP}$  is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

6.2.4 Block Locking State Transitions upon Command Write (4)

	Curren	nt State		Result after Lock Command Written (Next State)				
State	WP	DQ <sub>1</sub>	$DQ_0$	Set Lock (1)	Clear Lock (1)	Set Lock-down (1)		
[000]	0	0	0	[001]	No Change	[011] (2)		
[001]	0	0	1	No Change (3)	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>		
[101]	1	0	1	No Change	No Change [100]			
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>		
[111]	1	1	1	No Change	[110]	No Change		

#### Notes:

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0 = 0$ ), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that  $\overline{WP}$  is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

www.DataSheet4U.com

DataShe

et4U.com



### 6.2.5 Block Locking State Transitions upon $\overline{\text{WP}}$ Transition <sup>(4)</sup>

Danie Chate		Currer	nt State		Result after WP Transition (Next State)		
Previous State	State	WP	DQ <sub>1</sub>	$DQ_0$	$\overline{WP} = 0 \rightarrow 1^{(1)}$	$\overline{WP} = 1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] <sup>(2)</sup>	F0111	0	1	1	[110]	-	
Other than [110] (2)	[011]	U	1	1	[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] (3)	
-	[111]	1	1	1	-	[011]	

#### Notes:

- 1. " $\overline{WP} = 0 \rightarrow 1$ " means that  $\overline{WP}$  is driven to  $V_{IH}$  and " $\overline{WP} = 1 \rightarrow 0$ " means that  $\overline{WP}$  is driven to  $V_{IL}$ .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When  $\overline{WP}$  is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

et4U.com

DataSheet4U.com

www.DataSheet4U.com

DataShe

#### 6.3 Register Definition

#### Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

#### SR.15 - SR.8 = RESERVED FOR FUTUREENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

et4U.com

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM STATUS (PBPS)

DataSheet4U.com

1 = Error in (Page Buffer) Program

0 = Successful (Page Buffer) Program

 $SR.3 = V_{PP} STATUS (VPPS)$ 

 $1 = V_{PP}$  LOW Detect, Operation Abort

 $0 = V_{pp} OK$ 

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or  $RY/\overline{BY}$  to determine block erase, full chip erase, (page buffer) program completion. SR.6 - SR.1 are invalid while SR.7= "0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (page buffer) program, set/clear block lock bit, set block lock-down bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of V<sub>PP</sub> level. The WSM interrogates and indicates the VPP level only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. SR.3 is not guaranteed to report accurate feedback when V<sub>PP</sub>≠V<sub>PPH</sub> or V<sub>PPLK</sub>.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

DataShe

www.DataSheet4U.com DataSheet4U.com



		E	xtended Status I	Register Definiti	on			
R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
SMS	R	R	R	R	R	R	R	
7	6	5	4	3	2	1	0	
	NY .							

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

et4U.com

DataSheet4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

		Partit	tion Configuration	on Register Defi	nition		
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R)  PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 = Plane1-3 are merged into one partition. (default in a bottom parameter device) 010 = Plane 0-1 and Plane 2-3 are merged into one partition respectively.				111 = There are four partitions in this configuration.  Each plane corresponds to each partition respectively.  Dual work operation is available between any two partitions.  PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)			
	e 0-2 are merged i ault in a top param		1.	Notes:			
011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions.  110 = Plane 0-1 are merged into one partition. There are			After power-up "001" in a bo parameter device	ottom paramete			
three partitions in this configuration. Dual work operation is available between any two partitions.  101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work oper-				See the table be PCR.15-11 and	PCR.7-0 are re	served for futur	

#### Partition Configuration

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0	PARTITIONING FOR DUAL WORK
0 0 0	PLANE3  PLANE1  PLANE1  PLANE0	0 1 1	PARTITION2 PARTITION1 PARTITION0  BLANE  BLA
0 0 1	PARTITION1 PARTITION0  BLANE2 BLANE3 BLANE3	1 1 0	PARTITION2 PARTITION0  PARTITION0  BLANE  BL
0 1 0	PARTITION PARTITIANG  BLANE2  BLANE3	1 0 1	PARTITION2 PARTITION1 PARTITION0  BLANE  BLA
1 0 0	0/O/OITITAAQ I/OITITAAQ I/OITITAA	1 1 1	PARTITION3 PARTITION2 PARTITION1 PARTITION0  E3  LANE B1

DataSheet4U.com www.DataSheet4U.com

DataShee

et4U.com

#### 6.4 Memory Map for Flash Memory

67

66

65

32K-WORD 32K-WORD

32K-WORD

32K-WORD

32K-WORD

220000H - 227FFFH 220000H - 21FFFFH 218000H - 21FFFFH

210000H - 217FFFH

208000H - 20FFFFH

200000H - 207FFFH

	BLOCK NUMBER	ADDRESS RANGE		Top Parame	eter
	134 4K-WORD	3FF000H - 3FFFFFH			
	133 4K-WORD	3FE000H - 3FEFFFH			
	132 4K-WORD	3FD000H - 3FDFFFH			
	131 4K-WORD 130 4K-WORD	3FC000H - 3FCFFFH 3FB000H - 3FBFFFH			
	129 4K-WORD	3FA000H - 3FAFFFH		D. C.	
	128 4K-WORD	3F9000H - 3F9FFFH		BLOCK NUMBER	ADDRESS RANGE
	127 4K-WORD	3F8000H - 3F8FFFH		63 32K-WORD	1F8000H - 1FFFFFH
	126 32K-WORD	3F0000H - 3F7FFFH		62 32K-WORD	1F0000H - 1F7FFFH
	125 32K-WORD	3E8000H - 3EFFFFH		61 32K-WORD	1E8000H - 1EFFFFH
(E)	124 32K-WORD	3E0000H - 3E7FFFH		60 32K-WORD	1E0000H - 1E7FFFH
Ë	123 32K-WORD	3D8000H - 3DFFFFH		59 32K-WORD	1D8000H - 1DFFFFH 1D0000H - 1D7FFFH
Ą	122 32K-WORD 121 32K-WORD	3D0000H - 3D7FFFH 3C8000H - 3CFFFFH		58 32K-WORD 57 32K-WORD	1C8000H - 1CFFFFH
Ы	120 32K-WORD	3C0000H - 3C7FFFH		56 32K-WORD	1C0000H - 1C7FFFH
$\simeq$	119 32K-WORD	3B8000H - 3BFFFFH		55 32K-WORD	1B8000H - 1BFFFFH
H	118 32K-WORD	3B0000H - 3B7FFFH	<u> </u>	54 32K-WORD	1B0000H - 1B7FFFH
區	117 32K-WORD	3A8000H - 3AFFFFH	13	53 32K-WORD	1A8000H - 1AFFFFH
$\geq$	116 32K-WORD	3A0000H - 3A7FFFH	Ľ	52 32K-WORD	1A0000H - 1A7FFFH
$\leq$	115 32K-WORD	398000H - 39FFFFH	=	51 32K-WORD	198000H - 19FFFFH
PLANE3 (PARAMETER PLANE)	114 32K-WORD 113 32K-WORD	390000H - 397FFFH 388000H - 38FFFFH	(UNIFORM PLANE)	50 32K-WORD 49 32K-WORD	190000H - 197FFFH 188000H - 18FFFFH
<u>F</u>	113 32K-WORD	380000H - 387FFFH	l≅	49 32K-WORD 48 32K-WORD	180000H - 187FFFH
ũ	111 32K-WORD	378000H - 37FFFFH	IΞ	47 32K-WORD	178000H - 17FFFFH
岁	110 32K-WORD	370000H - 377FFFH	ΙΞ	46 32K-WORD	170000H - 177FFFH
A	109 32K-WORD	368000H - 36FFFFH	15.	45 32K-WORD	168000H - 16FFFFH
Z	108 32K-WORD	360000H - 367FFFH		44 32K-WORD	160000H - 167FFFH
_	107 32K-WORD	358000H - 35FFFFH	PLANE1	43 32K-WORD	158000H - 15FFFFH
	106 32K-WORD	350000H - 357FFFH	ΙŹ	42 32K-WORD	150000H - 157FFFH
	105 32K-WORD 104 32K-WORD	348000H - 34FFFFH 340000H - 347FFFH	ايًا	41 32K-WORD 40 32K-WORD	148000H - 14FFFFH 140000H - 147FFFH
	104 32K-WORD	338000H - 33FFFFH	Ι"	39 32K-WORD	138000H - 13FFFFH
	102 32K-WORD	330000H - 337FFFH		38 32K-WORD	130000H - 137FFFH
	101 32K-WORD	328000H - 32FFFFH		37 32K-WORD	128000H - 12FFFFH
	100 32K-WORD	320000H - 327FFFH		36 32K-WORD	120000H - 127FFFH
	99 32K-WORD	318000H - 31FFFFH		35 32K-WORD	118000H - 11FFFFH
	98 32K-WORD 97 32K-WORD	310000H - 317FFFH 308000H - 30FFFFH		34 32K-WORD 33 32K-WORD	110000H - 117FFFH 108000H - 10FFFFH
	96 32K-WORD	300000H - 307FFFH		32 32K-WORD	100000H - 107FFFH
	70 JER WORD			32 32K WORD	
	95 32K-WORD	2F8000H - 2FFFFFH		31 32K-WORD	0F8000H - 0FFFFFH
	94 32K-WORD	2F0000H - 2F7FFFH		30 32K-WORD	0F0000H - 0F7FFFH
	93 32K-WORD 92 32K-WORD	2E8000H - 2EFFFFH 2E0000H - 2E7FFFH		29 32K-WORD 28 32K-WORD	0E8000H - 0EFFFFH
	92 32K-WORD 91 32K-WORD	2D8000H - 2DFFFFH		28 32K-WORD 27 32K-WORD	0E0000H - 0E7FFFH 0D8000H - 0DFFFFH
	90 32K-WORD	2D0000H - 2D7FFFH		26 32K-WORD	0D0000H - 0D7FFFH
	89 32K-WORD	2C8000H - 2CFFFFH		25 32K-WORD	0C8000H - 0CFFFFH
	88 32K-WORD	2C0000H - 2C7FFFH		24 32K-WORD	0С0000H - 0С7FFFH
	87 32K-WORD	2B8000H - 2BFFFFH		23 32K-WORD	0B8000H - 0BFFFFH
$\Xi$	86 32K-WORD	2B0000H - 2B7FFFH	lΘ	22 32K-WORD	0B0000H - 0B7FFFH
PLANE	85 32K-WORD	2A8000H - 2AFFFFH	PLANE	21 32K-WORD	0A8000H - 0AFFFFH
[\dag{}	84 32K-WORD 83 32K-WORD	2A0000H - 2A7FFFH 298000H - 29FFFFH	Ľ	20 32K-WORD 19 32K-WORD	0A0000H - 0A7FFFH 098000H - 09FFFFH
Ы	82 32K-WORD	290000H - 297FFFH		18 32K-WORD	090000H - 097FFFH
$\mathbf{Z}$	81 32K-WORD	288000H - 28FFFFH	$ \Sigma $	17 32K-WORD	088000H - 08FFFFH
)R	80 32K-WORD	280000H - 287FFFH	ΙЖ	16 32K-WORD	080000H - 087FFFH
PLANE2 (UNIFORM	79 32K-WORD	278000H - 27FFFFH	PLANE0 (UNIFORM	15 32K-WORD	078000H - 07FFFFH
$\Xi$	78 32K-WORD	270000H - 277FFFH	ΙZ	14 32K-WORD	070000H - 077FFFH
(C)	77 32K-WORD	268000H - 26FFFFH	15	13 32K-WORD	068000H - 06FFFFH 060000H - 067FFFH
7	76 32K-WORD	260000H - 267FFFH 258000H - 25FFFFH	0	12 32K-WORD 11 32K-WORD	058000H - 057FFFH
甲	75 32K-WORD 74 32K-WORD	258000H - 25FFFFH 250000H - 257FFFH	単	11 32K-WORD 10 32K-WORD	050000H - 057FFFH
A	74 32K-WORD 73 32K-WORD	248000H - 24FFFFH	14	9 32K-WORD	048000H - 04FFFFH
Ľ	72 32K-WORD	240000H - 247FFFH	Ľ	8 32K-WORD	040000H - 047FFFH
4	71 32K-WORD	238000H - 23FFFFH	1,7	7 32K-WORD	038000H - 03FFFFH
	70 32K-WORD	230000H - 237FFFH	1	6 32K-WORD	030000H - 037FFFH
	69 32K-WORD	228000H - 22FFFFH	1	5 32K-WORD	028000H - 02FFFFH
	68 32K-WORD	220000H - 227FFFH	1	4 32K-WORD	020000H - 027FFFH

et4U.com

www.DataSheet4U.com

DataShee

DataSheet4U.com

018000H - 01FFFFH

010000H - 017FFFH 008000H - 00FFFFH

000000H - 007FFFH

32K-WORD

32K-WORD

32K-WORD

32K-WORD

#### 6.5 DC Electrical Characteristics for Flash Memory

#### DC Electrical Characteristics

 $(T_A = -25$ °C to +85°C,  $V_{CC} = 2.7$ V to 3.1V)

Symbol	Par	ameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions	
C <sub>IN</sub>	Input Capacitance		5			7	pF	$V_{IN} = 0V, f = 1MHz, T_A = 25$ °C	
C <sub>IO</sub>	I/O Capacitance		5			10	pF	$V_{I/O} = 0V, f = 1MHz, T_A = 25^{\circ}C$	
I <sub>LI</sub>	Input Leakage Current					±1	μΑ	$V_{IN} = V_{CC}$ or GND	
$I_{LO}$	Output Leakage C	Current				±1	μΑ	$V_{OUT} = V_{CC}$ or GND	
I <sub>CCS</sub>	V <sub>CC</sub> Standby Curr	rent	1, 8		4	20	μА	$V_{CC} = V_{CC} \text{ Max.,}$ $F_{1}\text{-CE} = \overline{RST} = V_{CC} \pm 0.2V,$ $\overline{WP} = V_{CC} \text{ or GND}$	
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Po	ower Savings Current	1, 4		4	20	μА	$V_{CC} = V_{CC} \text{ Max.},$ $F_1\text{-}\overline{CE} = \text{GND} \pm 0.2\text{V},$ $\overline{WP} = V_{CC} \text{ or GND}$	
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-Down Current		1		4	20	μА	$\overline{RST} = GND \pm 0.2V$ $I_{OUT} (RY/\overline{BY}) = 0mA$	
I	Average V <sub>CC</sub> Read Current Normal Mode		1, 7		15	25	mA	$V_{CC} = V_{CC} Max.,$ $F_1 - \overline{CE} = V_{IL}, F - \overline{OE} = V_{IH}, f = 5MHz$ $I_{OUT} = 0mA$	
I <sub>CCR</sub>	Average V <sub>CC</sub> Read Current Page Mode	8 Word Read	DataSh 1,7	eet4U.	com 5	10	mA		
$I_{CCW}$	V <sub>CC</sub> (Page Buffer	) Program Current	1, 5, 7		20	60	mA	$V_{pp} = V_{ppH}$	
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase, F	Full Chip Erase Current	1, 5, 7		10	30	mA	$V_{PP} = V_{PPH}$	
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer Block Erase Suspe		1, 2, 7		10	200	μА	$F_1$ - $\overline{CE} = V_{IH}$	
$I_{\mathrm{PPS}} \\ I_{\mathrm{PPR}}$	V <sub>PP</sub> Standby or Read Current		1, 6, 7		2	5	μА	$V_{PP} \le V_{CC}$	
$I_{PPW}$	V <sub>PP</sub> (Page Buffer) Program Current		1,5,6,7		2	5	μΑ	$V_{PP} = V_{PPH}$	
$I_{PPE}$	V <sub>PP</sub> Block Erase, Full Chip Erase Current		1,5,6,7		2	5	μА	$V_{PP} = V_{PPH}$	
I <sub>PPWS</sub>	V <sub>PP</sub> (Page Buffer) Suspend Current	Program	1, 6, 7		2	5	μА	$V_{PP} = V_{PPH}$	
I <sub>PPES</sub>	V <sub>PP</sub> Block Erase S	Suspend Current	1, 6, 7		2	5	μΑ	$V_{PP} = V_{PPH}$	

et4U.com

DataShee

DataSheet4U.com www.DataSheet4U.com

#### DC Electrical Characteristics (Continue)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
$V_{IL}$	Input Low Voltage	5	-0.2		0.4	V	
$V_{\mathrm{IH}}$	Input High Voltage	5	VCC -0.4		VCC +0.2	V	
$V_{OL}$	Output Low Voltage	5, 8			0.2Vcc	V	$I_{OL} = 0.5 \text{mA}$
$V_{OH}$	Output High Voltage	5	0.8Vcc			V	$I_{OH} = -0.5 \text{mA}$
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	3,5,6			0.4	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, (Page Buffer) Program Operations	6	1.65	3	3.1	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

#### Notes:

et4U.com

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC} = 3.0 V$  and  $T_A = +25 ^{\circ} C$ unless V<sub>CC</sub> is specified.
- 2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of  $I_{\text{CCES}}$  and  $I_{\text{CCR}}$  or  $I_{\text{CCW}}$ . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> and I<sub>CCR</sub>.
- 3. Block erase, full chip erase, (page buffer) program are inhibited when  $V_{PP} \leq V_{PPLK}$ , and not guaranteed outside the specified voltage.
- 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.
- 5. Sampled, not 100% tested.
- 6.  $V_{PP}$  is not used for power supply pin. With  $V_{PP} \le V_{PPLK}$ , block erase, full chip erase, (page buffer) program cannot be executed and should not be attempted.
- The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 8. Includes RY/BY

DataShe

www.DataSheet4U.com DataSheet4U.com

#### 6.6 AC Electrical Characteristics for Flash Memory

#### 6.6.1 AC Test Conditions

Input Pulse Level	0 V to 2.7 V
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. level	1.35 V
Output Load	$1TTL + C_L (50pF)$

#### 6.6.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		65		ns
t <sub>AVQV</sub>	Address to Output Delay			65	ns
$t_{\rm ELQV}$	$F_1$ - $\overline{CE}$ to Output Delay	2		65	ns
t <sub>APA</sub>	Page Address Access Time			25	ns
$t_{ m GLQV}$	F-OE to Output Delay	2		20	ns
t <sub>PHQV</sub>	RST High to Output Delay			150	ns
$t_{\rm EHQZ},t_{\rm GHQZ}$	F <sub>1</sub> - $\overline{\text{CE}}$ or F- $\overline{\text{OE}}$ to Output in High-Z, Whichever Occurs First	1		20	ns
t <sub>ELQX</sub>	$F_1$ - $\overline{CE}$ to Output in Low-Z	1	0		ns
$t_{GLQX}$	F-OE to Output in Low-Z  DataSheet4U.com	1	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, $F_1$ - $\overline{CE}$ or $F$ - $\overline{OE}$ Change	1	0		ns

et4U.com

#### Notes:

- 1. Sampled, not 100% tested.
- 2. F- $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ELQV}} t_{\text{GLQV}}$  after the falling edge of  $F_1$ - $\overline{\text{CE}}$  without impact to  $t_{\text{ELQV}}$ .

DataShee

DataSheet4U.com www.DataSheet4U.com



#### 6.6.3 Write Cycle (F- $\overline{\text{WE}}$ / F<sub>1</sub>- $\overline{\text{CE}}$ Controlled) (1,2)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		65		ns
$t_{PHWL} (t_{PHEL})$	RST High Recovery to F-WE (F <sub>1</sub> -CE) Going Low	3	150		ns
t <sub>ELWL</sub> (t <sub>WLEL</sub> )	$F_1$ - $\overline{CE}$ (F- $\overline{WE}$ ) Setup to F- $\overline{WE}$ ( $F_1$ - $\overline{CE}$ ) Going Low		0		ns
t <sub>WLWH</sub> (t <sub>ELEH</sub> )	$F-\overline{WE}$ ( $F_1-\overline{CE}$ ) Pulse Width	4	50		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to F-WE (F <sub>1</sub> -CE) Going High	8	40		ns
t <sub>AVWH</sub> (t <sub>AVEH</sub> )	Address Setup to F- $\overline{\text{WE}}$ (F <sub>1</sub> - $\overline{\text{CE}}$ ) Going High	8	50		ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	$F_1$ - $\overline{CE}$ (F- $\overline{WE}$ ) Hold from F- $\overline{WE}$ (F <sub>1</sub> - $\overline{CE}$ ) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from F-WE (F <sub>1</sub> -CE) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from F- $\overline{\text{WE}}$ (F <sub>1</sub> - $\overline{\text{CE}}$ ) High		0		ns
t <sub>WHWL</sub> (t <sub>EHEL</sub> )	$F-\overline{WE}$ ( $F_1-\overline{CE}$ ) Pulse Width High	5	15		ns
$t_{SHWH} (t_{SHEH})$	$\overline{\text{WP}}$ High Setup to F- $\overline{\text{WE}}$ (F <sub>1</sub> - $\overline{\text{CE}}$ ) Going High	3	0		ns
$t_{VVWH} (t_{VVEH})$	$V_{PP}$ Setup to F- $\overline{WE}$ (F <sub>1</sub> - $\overline{CE}$ ) Going High	3	200		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read		30		ns
t <sub>QVSL</sub>	WP High Hold from Valid SRD, RY/BY High-Z	3, 6	0		ns
t <sub>QVVL</sub>	$V_{PP}$ Hold from Valid SRD, RY/ $\overline{BY}$ High-Z	3, 6	0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	F-WE (F <sub>1</sub> -CE) High to SR.7 Going "0" heet 4U.com	3, 7		t <sub>AVQV</sub> +50	ns
t <sub>WHRL</sub> (t <sub>EHRL</sub> )	$F-\overline{WE}$ (F <sub>1</sub> - $\overline{CE}$ ) High to RY/ $\overline{BY}$ Going Low	3		100	ns

et4U.com

#### Notes:

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either  $F_1$ - $\overline{CE}$  or F- $\overline{WE}$ .
- 3. Sampled, not 100% tested.
- 4. Write pulse width  $(t_{WP})$  is defined from the falling edge of  $F_1$ - $\overline{CE}$  or F- $\overline{WE}$  (whichever goes low last) to the rising edge of  $F_1$ - $\overline{CE}$  or F- $\overline{WE}$  (whichever goes high first). Hence,  $t_{WP}$ = $t_{WLWH}$ = $t_{ELEH}$ = $t_{WLEH}$ = $t_{ELWH}$ .
- 5. Write pulse width high  $(t_{WPH})$  is defined from the rising edge of  $F_1$ - $\overline{CE}$  or F- $\overline{WE}$  (whichever goes high first) to the falling edge of  $F_1$ - $\overline{CE}$  or F- $\overline{WE}$  (whichever goes low last). Hence,  $t_{WPH}$ = $t_{WHWL}$ = $t_{EHEL}$ = $t_{WHEL}$ = $t_{EHWL}$ .
- 6.  $V_{PP}$  should be held at  $V_{PP}=V_{PPH}$  until determination of block erase, full chip erase, (page buffer) program success (SR.1/3/4/5=0).
- 7.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes command= $t_{AVQV}+100$ ns.
- 8. See 6.2.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program or lock bit configuration.

www.DataSheet4U.com

DataShe

DataShe

6.6.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance (3)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

			Page Buffer		$V_{PP}=V_{PPH}$			
Symbol	Parameter	Notes	Command is Used or not Used	Min.	Typ. (1)	Max. (2)	Unit	
$t_{\mathrm{WPB}}$	4K-Word Parameter Block Program	2	Not Used		0.05	0.3	s	
WPB	Time	2	Used		0.03	0.12	S	
t	32K-Word Main Block Program	2	Not Used		0.38	2.4	S	
$t_{ m WMB}$	Time	2	Used		0.24	1	S	
t <sub>WHQV1</sub> /	Word Program Time	2	Not Used		11	200	μs	
$t_{\rm EHQV1}$	word Program Time		Used		7	100	μs	
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	l —.		-		0.3	4	s	
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	1 3/K-WORD Main Block Erase Time 1		-		0.6	5	s	
	Full Chip Erase Time	2			80	700	S	
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	1		5	10	μs	
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20	μs	
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	- -	500			μs	

LRS1B07

et4U.com

www.DataSheet4U.com


- 1. Typical values measured at  $V_{CC}$  =3.0V,  $V_{PP}$  =3.0V, and  $T_A$ =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F- $\overline{WE}$  or F<sub>1</sub>- $\overline{CE}$  going high) until SR.7 going "1" or RY/ $\overline{BY}$  going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.

www.DataSheet4U.com

DataSheet4U.com

#### 6.6.5 Flash Memory AC Characteristics Timing Chart


AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code



et4U.com

www.DataSheet4U.com

DataShee




DataSheet4U.com

et4U.com

www.DataSheet4U.com

DataShee




DataSheet4U.com

et4U.com

www.DataSheet4U.com

DataShe



www.DataSheet4U.com

DataShe

DataSheet4U.com

et4U.com

#### 6.6.6 Reset Operations

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter		Min.	Max.	Unit
t <sub>PLPH</sub>	RST Low to Reset during Read (RST should be low during power-up.)	1, 2, 3	100		ns
t <sub>PLRH</sub>	RST Low to Reset during Erase or Program	1, 3, 4		22	μs
$t_{\mathrm{VPH}}$	$V_{CC} = 2.7V$ to $\overline{RST}$ High		100		ns
t <sub>VHQV</sub>	$V_{CC} = 2.7V$ to Output Delay	3		1	ms

#### Notes:

- 1. A reset time,  $t_{PHQV}$ , is required from the later of SR.7 (RY/ $\overline{BY}$ ) going "1" (High-Z) or  $\overline{RST}$  going high until outputs are valid. See the AC Characteristics read cycle for  $t_{PHQV}$ .
- 2.  $t_{PLPH}$  is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If RST asserted while a block erase, full chip erase or (page buffer) program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding  $\overline{RST}$  low minimum 100ns is required after  $V_{CC}$  has been in predefined range and also has been in stable there.

#### AC Waveform for Reset Operation

**t**PHQV RST (P) **t**PLPH High-Z (A) Reset during Read Array Mode ABORT SR.7="1"  $t_{\mathrm{PHQV}}$ RST (P) DQ<sub>15-0</sub> (D/Q) (B) Reset during Erase or Program Mode tvhqv **GND**  $t_{\mathrm{VPH}}$ **t**PHQV RST (P) DQ<sub>15-0</sub> (D/Q) (C) RST rising timing

et4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

- 7. Flash Memory 2
- 7.1 Truth Table

#### 7.1.1 Bus Operation (1)

Flash	Notes	F <sub>2</sub> -CE	RST	F-OE	F-WE	DQ <sub>0</sub> to DQ <sub>15</sub>
Read	3,5			L	Н	(7)
Output Disable	5	L	Н	11	П	High - Z
Write	2,3,4,5			Н	L	$D_{IN}$
Standby	5	Н	Н	X	X	High 7
Reset Power Down	5,6	X	L	Λ	Λ	High - Z

#### Notes:

et4U.com

- 1.  $L = V_{IL}$ ,  $H = V_{IH}$ , X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. Command writes involving block erase, full chip erase, (page buffer) program are reliably executed when  $V_{PP} = V_{PPH}$  and  $V_{CC} = 2.7 V$  to 3.1 V. Block erase, full chip erase, (page buffer) program with  $V_{PP} < V_{PPH}$  (Min.) produce spurious results and should not be
- 3. Never hold F-OE low and F-WE low at the same timing.
- 4. Refer to Section 7.2 Command Definitions for Flash Memory valid  $D_{\rm IN}$  during a write operation.
- 5.  $\overline{WP}$  set to  $V_{IL}$  or  $V_{IH}$ .
- 6. Electricity consumption of Flash Memory is lowest when  $\overline{RST} = GND \pm 0.2V$ .
- 7. Flash Read Mode

7. Hash Read Wood							
Mode	Address	DQ <sub>0</sub> to DQ <sub>15</sub>					
Read Array	X	D <sub>OUT</sub>					
Read Identifier Codes	See 7.2.2	See 7.2.2					
Read Query	Refer to the Appendix	Refer to the Appendix					

DataShe

29

DataSheet4U.com

### 7.1.2 Simultaneous Operation Modes Allowed with Four Planes $^{(1,2)}$

	THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:									
IF ONE PARTITION IS:	Read Array	Read ID	Read Status	Read Query	Word Program	Page Buffer Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	X	X	X	X	X	X	X		X	X
Read ID	X	X	X	X	X	X	X		X	X
Read Status	X	X	X	X	X	X	X	X	X	X
Read Query	X	X	X	X	X	X	X		X	X
Word Program	X	X	X	X						X
Page Buffer Program	X	X	X	X						X
Block Erase	X	X	X	X						
Full Chip Erase			X							
Program Suspend	X	X	X	X						X
Block Erase Suspend	X	X	X	X	X	X			X	

#### Notes:

et4U.com

- 1. "X" denotes the operation available.
- Configurative Partition Dual Work Restrictions:
   Status register reflects partition state, not WSM (Write State Machine) state this allows a status register for each partition.
   Only one partition can be erased or programmed at a time no command queuing.
   Commands must be written to an address within the block targeted by that command.

DataShee

DataSheet4U.com



#### 7.2 Command Definitions for Flash Memory (11)

#### 7.2.1 Command Definitions

7.2.1 Command Definitions	7.2.1 Command Definitions									
	Bus			First Bus Cycle			Second Bus Cycle			
Command Cycles Req'd		*		Address (2)	Data	Oper (1)	Address (2)	Data (3)		
Read Array	1		Write	PA	FFH					
Read Identifier Codes	≥ 2	4	Write	PA	90H	Read	IA	ID		
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD		
Read Status Register	2		Write	PA	70H	Read	PA	SRD		
Clear Status Register	1		Write	PA	50H					
Block Erase	2	5	Write	BA	20H	Write	BA	D0H		
Full Chip Erase	2	5, 9	Write	X	30H	Write	X	D0H		
Program	2	5, 6	Write	WA	40H or 10H	Write	WA	WD		
Page Buffer Program	≥ 4	5, 7	Write	WA	E8H	Write	WA	N-1		
Block Erase and (Page Buffer) Program Suspend	1	8, 9	Write	PA	ВОН					
Block Erase and (Page Buffer) Program Resume	1	8, 9	Write	PA	D0H					
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H		
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H		
Set Block Lock-down Bit	2	Dat	Write	BA	60H	Write	BA	2FH		
Set Partition Configuration Register	2	Dat	Write	PCRC	60H	Write	PCRC	04H		

et4U.com

DataShe

#### Notes:

- 1. Bus operations are defined in 7.1.1 Bus Operation.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See 7.2.2 Identifier Codes for Read Operation).

QA=Query codes address. Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. PCRC=Partition configuration register code presented on the address  $A_0$ - $A_{15}$ .

- 3. ID=Data read from identifier codes (See 7.2.2 Identifier Codes for Read Operation).
  - $QD = Data\ read\ from\ query\ database.\ Refer\ to\ the\ LH28F320BF,\ LH28F640BF,\ LH28F128BF\ series\ Appendix\ for\ details.$
  - SRD=Data read from status register. See 7.3 Register Definition for a description of the status register bits.
  - WD=Data to be programmed at location WA. Data is latched on the rising edge of  $F-\overline{WE}$  or  $F_2-\overline{CE}$  (whichever goes high first) during command write cycles.
  - N-1=N is the number of the words to be loaded into a page buffer.
- 4. Following the Read Identifier Codes command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code (See 7.2.2 Identifier Codes for Read Operation).
  - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when  $\overline{RST}$  is  $V_{IH}$ .
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to the LH28F320BF, LH28F640BF, LH28F128BF series Appendix for details.

DataSheet4U.com

DataSheet4U.



8.	If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the
	suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.

- 9. Full chip erase operation can not be suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when  $\overline{WP}$  is  $V_{IL}$ . When  $\overline{WP}$  is  $V_{IH}$ , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

et4U.com

DataSheet4U.com

www.DataSheet4U.com

DataShee

#### 7.2.2 Identifier Codes for Read Operation

	Code	Address [A <sub>15</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	0000Н	00B0H	4
Device Code	64M (x16) Top Parameter Device Code	0001H	00B0H	1, 4
	Block is Unlocked		$DQ_0 = 0$	2
Plack Lock Configuration Code	Block is Locked	Block Address	$DQ_0 = 1$	2
Block Lock Configuration Code	Block is not Locked-Down	+ 2	$DQ_1 = 0$	2
	Block is Locked-Down		$DQ_1 = 1$	2
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	3, 4

#### Notes:

et4U.com

- 1. Top parameter device has its parameter blocks in the plane 3 (The highest address).
- 2. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes command (90H) has been written.
  - DQ<sub>15</sub>-DQ<sub>2</sub> is reserved for future implementation.
- 3. PCRC = Partition Configuration Register Code.
- 4. The address A<sub>21</sub>-A<sub>16</sub> are shown in below table for reading the manufacturer, device, device configuration code. The address to read the identifier codes is dependent on the partition which is selected when writing the Read Identifier Codes command (90H).
  - See Section 7.3 Partition Configuration Register Definition (P.38) for the partition configuration register.

#### Identifier Codes for Read Operation on Partition Configuration (64M (x16)-bit device)

Parti	tion Configuration Reg	gister	Address (64M (x16)-bit device)
PCR.10	PCR.9	PCR.8	[A <sub>21</sub> -A <sub>16</sub> ]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

DataShe

DataSheet4U.com

#### 7.2.3 Functions of Block Lock and Block Lock-Down

		(	Current State		(2)
State	$\overline{\mathrm{WP}}$	DQ <sub>1</sub> <sup>(1)</sup>	DQ <sub>0</sub> <sup>(1)</sup>	State Name	Erase/Program Allowed (2)
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

#### Notes:

- 1.  $DQ_0 = 1$ : a block is locked;  $DQ_0 = 0$ : a block is unlocked.  $DQ_1 = 1$ : a block is locked-down;  $DQ_1 = 0$ : a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] ( $\overline{WP} = 0$ ) or [101] ( $\overline{WP} = 1$ ), regardless of the states before power-off or reset operation.
- 4. When  $\overline{WP}$  is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

7.2.4 Block Locking State Transitions upon Command Write (4)

Current State Result after Lock Command Written (Next State)						Next State)
State	WP	DQ <sub>1</sub>	$DQ_0$	Set Lock (1)	Clear Lock (1)	Set Lock-down (1)
[000]	0	0	0	[001]	No Change	[011] (2)
[001]	0	0	1	No Change (3)	[000]	[011]
[011]	0	1	1	No Change	No Change	No Change
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>
[101]	1	0	1	No Change	[100]	[111]
[110]	1	1	0	[111]	No Change	[111] (2)
[111]	1	1	1	No Change	[110]	No Change

#### Notes:

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0 = 0$ ), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that  $\overline{WP}$  is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

www.DataSheet4U.com

DataShe

et4U.com



LRS1B07 35

# 7.2.5 Block Locking State Transitions upon $\overline{\text{WP}}$ Transition <sup>(4)</sup>

Danie Chate		Currer	nt State		Result after WP Tra	nnsition (Next State)
Previous State	State	WP	DQ <sub>1</sub>	$DQ_0$	Result after $\overline{WP}$ Transition       DQ0 $\overline{WP} = 0 \rightarrow 1$ (1) $\overline{W}$ 0     [100]       1     [101]       1     [110]       0     -       1     -       0     -       1     -       1     -       1     -       1     -       1     -	$\overline{WP} = 1 \rightarrow 0^{(1)}$
-	[000]	0	0	0	[100]	-
-	[001]	0	0	1	[101]	-
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-
Other than [110] (2)	[011] 0				[111]	-
-	[100]	1	0	0	-	[000]
-	[101]	1	0	1	-	[001]
-	[110]	1	1	0	-	[011] (3)
-	[111]	1	1	1	-	[011]

### Notes:

- 1. " $\overline{WP} = 0 \rightarrow 1$ " means that  $\overline{WP}$  is driven to  $V_{IH}$  and " $\overline{WP} = 1 \rightarrow 0$ " means that  $\overline{WP}$  is driven to  $V_{IL}$ .
- 2. State transition from the current state [011] to the next state depends on the previous state.
- 3. When  $\overline{WP}$  is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

et4U.com

DataSheet4U.com

DataShe

www.DataSheet4U.com DataSheet4U.com

LRS1B07 36

#### 7.3 Register Definition

#### Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0

### SR.15 - SR.8 = RESERVED FOR FUTUREENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = (PAGE BUFFER) PROGRAM STATUS (PBPS)

DataSheet4U.com

1 = Error in (Page Buffer) Program

0 = Successful (Page Buffer) Program

 $SR.3 = V_{PP} STATUS (VPPS)$ 

 $1 = V_{PP}$  LOW Detect, Operation Abort

 $0 = V_{pp} OK$ 

SR.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)

1 = (Page Buffer) Program Suspended

0 = (Page Buffer) Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.

Check SR.7 or  $RY/\overline{BY}$  to determine block erase, full chip erase, (page buffer) program completion. SR.6 - SR.1 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (page buffer) program, set/clear block lock bit, set block lock-down bit or set partition configuration register attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of V<sub>PP</sub> level. The WSM interrogates and indicates the VPP level only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. SR.3 is not guaranteed to report accurate feedback when V<sub>PP</sub>≠V<sub>PPH</sub> or V<sub>PPLK</sub>.

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, (Page Buffer) Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.

DataShe

www.DataSheet4U.com

DataSheet4U.com

et4U.com



		E	xtended Status F	Register Definiti	on		
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

Notes:

XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

XSR.7 = STATE MACHINE STATUS (SMS)

1 = Page Buffer Program available

0 = Page Buffer Program not available

XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.

XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.

et4U.com

DataSheet4U.com

DataShe

DataSheet4U.com

et4U.com

LRS1B07 38

		Partit	tion Configurati	on Register Defi	nition		
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.10-8 = PA  000 = No par  001 = Plane I  (defau  010 = Plane I  (defau  011 = Plane  three pation i  110 = Plane  three pation i  101 = Plane  three pation i  101 = Plane  three pation i	s available betw 0-1 are merged partitions in this s available betw 1-2 are merged	TS (R) FIGURATION ( Work is not allowate one partition of the partition of	to one  tion. There are Dual work oper- titions. tion. There are Dual work oper- titions. tion. There are Dual work oper- titions. tion. There are Dual work oper-	Each p Dual v partition  PCR.7-0 = RES  Notes: After power-up "001" in a bot parameter device  See the table be  PCR.15-11 and	olane correspond work operation ons.  ERVED FOR FU  or device resolution paramete ete.  elow for more de  PCR.7-0 are re-	et, PCR 10-8 (Ir device and 'etails.	ion respectively. etween any two

# Partition Configuration

PC2 PC1 PC0	PARTITIONING FOR DUAL WORK	PC2 PC1 PC0	PARTITIONING FOR DUAL WORK
0 0 0	PLANE3  PLANE1  PLANE1  PLANE0	0 1 1	PARTITION2 PARTITION1 PARTITION0  BLANE  BLA
0 0 1	PARTITION1 PARTITION0  BLANE2 BLANE3 BLANE3	1 1 0	PARTITION2 PARTITION0  PARTITION0  BLANE  BL
0 1 0	PARTITION PARTITIANG  BLANE2  BLANE3	1 0 1	PARTITION2 PARTITION1 PARTITION0  BLANE  BLA
1 0 0	0/O/OITITAAQ I/OITITAAQ I/OITITAA	1 1 1	PARTITION3 PARTITION2 PARTITION1 PARTITION0  E3  LANE B1

DataSheet4U.com www.DataSheet4U.com

DataSheet4U.com

DataShee

LRS1B07 39

#### 7.4 Memory Map for Flash Memory Top Parameter BLOCK NUMBER ADDRESS RANGE 3FF000H - 3FFFFFH 4K-WORD 3FE000H - 3FEFFFH 4K-WORD 133 3FD000H - 3FDFFFH 4K-WORD 132 3FC000H - 3FCFFFH 4K-WORD 131 3FB000H - 3FBFFFH 4K-WORD 130 3FA000H - 3FAFFFH 129 4K-WORD BLOCK NUMBER ADDRESS RANGE 3F9000H - 3F9FFFH 128 4K-WORD 1F8000H - 1FFFFFH 4K-WORD 3F8000H - 3F8FFFH 32K-WORD 1F0000H - 1F7FFFH 32K-WORD 3F0000H - 3F7FFFH 32K-WORD 126 1E8000H - 1EFFFFH 125 32K-WORD 3E8000H - 3EFFFFH 61 32K-WORD 1E0000H - 1E7FFFH 124 32K-WORD 3E0000H - 3E7FFFH 60 32K-WORD PLANE 1D8000H - 1DFFFFH 123 32K-WORD 3D8000H - 3DFFFFH 59 32K-WORD 3D0000H - 3D7FFFH 58 1D0000H - 1D7FFFH 122 32K-WORD 32K-WORD 3C8000H - 3CFFFFH 1C8000H - 1CFFFFH 121 32K-WORD 32K-WORD 3C0000H - 3C7FFFH 1C0000H - 1C7FFFH 120 32K-WORD 56 32K-WORD 1B8000H - 1BFFFFH PLANE3 (PARAMETER 3B8000H - 3BFFFFH 32K-WORD 32K-WORD 119 3B0000H - 3B7FFFH 54 1B0000H - 1B7FFFH 32K-WORD 118 32K-WORD 3A8000H - 3AFFFFH 53 32K-WORD 1A8000H - 1AFFFFH 32K-WORD 117 3A0000H - 3A7FFFH 52 1A0000H - 1A7FFFH 116 32K-WORD 32K-WORD 32K-WORD 398000H - 39FFFFH 32K-WORD 198000H - 19FFFFH 115 390000H - 397FFFH 50 190000H - 197FFFH 32K-WORD PLANE1 (UNIFORM 32K-WORD 32K-WORD 388000H - 38FFFFH 49 188000H - 18FFFFH 113 32K-WORD 112 32K-WORD 380000H - 387FFFH 48 32K-WORD 180000H - 187FFFH 32K-WORD 378000H - 37FFFFH 47 32K-WORD 178000H - 17FFFFH 111 110 32K-WORD 370000H - 377FFFH 46 32K-WORD 170000H - 177FFFH 368000H - 36FFFFH 168000H - 16FFFFH 109 32K-WORD 45 32K-WORD 160000H - 167FFFH 108 32K-WORD 360000H - 367FFFH 44 32K-WORD 358000H - 35FFFFH 158000H - 15FFFFH DataShe 107 32K-WORD 43 32K-WORD 350000H - 357FFFH 150000H - 157FFFH 42 106 32K-WORD 32K-WORD 348000H - 34FFFFH 32K-WORD 41 148000H - 14FFFFH 105 32K-WORD 340000H - 347FFFH 40 140000H - 147FFFH 104 32K-WORD 32K-WORD 338000H - 33FFFFH 39 138000H - 13FFFFH 103 32K-WORD 32K-WORD 32K-WORD 330000H - 337FFFH 38 32K-WORD 130000H - 137FFFH 102 37 128000H - 12FFFFH 32K-WORD 328000H - 32FFFFH 32K-WORD 320000H - 327FFFH 120000H - 127FFFH 32K-WORD 32K-WORD 32K-WORD 318000H - 31FFFFH 118000H - 11FFFFH 32K-WORD 98 32K-WORD 310000H - 317FFFH 34 32K-WORD 110000H - 117FFFH 97 32K-WORD 308000H - 30FFFFH 33 32K-WORD 108000H - 10FFFFH 96 32K-WORD 300000H - 307FFFH 32K-WORD 100000H - 107FFFH 2F8000H - 2FFFFFH 0F8000H - 0FFFFFH 32K-WORD 32K-WORD 2F0000H - 2F7FFFH 0F0000H - 0F7FFFH 94 32K-WORD 32K-WORD 32K-WORD 30 2E8000H - 2EFFFFH 32K-WORD 29 0E8000H - 0EFFFFH 92 32K-WORD 2E0000H - 2E7FFFH 28 0E0000H - 0E7FFFH 32K-WORD 32K-WORD 2D8000H - 2DFFFFH 32K-WORD 0D8000H - 0DFFFFH 2D0000H - 2D7FFFH 0D0000H - 0D7FFFH 32K-WORD 26 32K-WORD 2C8000H - 2CFFFFH 25 0C8000H - 0CFFFFH 32K-WORD 32K-WORD 32K-WORD 2C0000H - 2C7FFFH 0C0000H - 0C7FFFH 32K-WORD 23 22 21 32K-WORD 2B8000H - 2BFFFFH 32K-WORD 0B8000H - 0BFFFFH 87 32K-WORD 2B0000H - 2B7FFFH 32K-WORD 0B0000H - 0B7FFFH 86 PLANE2 (UNIFORM PLANE) 2A8000H - 2AFFFFH 85 32K-WORD 32K-WORD 0A8000H - 0AFFFFH PLAN] 2A0000H - 2A7FFFH 0A0000H - 0A7FFFH 20 84 32K-WORD 32K-WORD 298000H - 29FFFFH 098000H - 09FFFFH 19 83 32K-WORD 32K-WORD 290000H - 297FFFH 090000H - 097FFFH 32K-WORD 18 32K-WORD PLANEO (UNIFORM 288000H - 28FFFFH 088000H - 08FFFFH 81 32K-WORD 17 32K-WORD 280000H - 287FFFH 080000H - 087FFFH 16 80 32K-WORD 32K-WORD 078000H - 07FFFFH 278000H - 27FFFFH 15 32K-WORD 79 32K-WORD 270000H - 277FFFH 070000H - 077FFFH 14 32K-WORD 78 32K-WORD 268000H - 26FFFFH 32K-WORD 068000H - 06FFFFH 77 13 32K-WORD 76 260000H - 267FFFH 12 32K-WORD 060000H - 067FFFH 32K-WORD 258000H - 25FFFFH 058000H - 05FFFFH 75 11 32K-WORD 32K-WORD 74 32K-WORD 250000H - 257FFFH 10 32K-WORD 050000H - 057FFFH 048000H - 04FFFFH 248000H - 24FFFFH 32K-WORD 32K-WORD 040000H - 047FFFH 240000H - 247FFFH 8 32K-WORD 32K-WORD 038000H - 03FFFFH 32K-WORD 238000H - 23FFFFH 32K-WORD 030000H - 037FFFH 230000H - 237FFFH 32K-WORD 32K-WORD 028000H - 02FFFFH 228000H - 22FFFFH 32K-WORD 32K-WORD 020000H - 027FFFH 220000H - 227FFFH 32K-WORD 32K-WORD 018000H - 01FFFFH 218000H - 21FFFFH 32K-WORD 32K-WORD 010000H - 017FFFH 210000H - 217FFFH 32K-WORD 32K-WORD 66 008000H - 00FFFFH 208000H - 20FFFFH 32K-WORD 65 32K-WORD 000000H - 007FFFH 200000H - 207FFFH 32K-WORD 32K-WORD www.DataSheet4U.com DataSheet4U.

DataSheet4U.com

et4U.com

### 7.5 DC Electrical Characteristics for Flash Memory

### DC Electrical Characteristics

 $(T_A = -25$ °C to +85°C,  $V_{CC} = 2.7$ V to 3.1V)

Symbol	Par	ameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance		5			7	pF	$V_{IN} = 0V, f = 1MHz, T_A = 25$ °C
C <sub>IO</sub>	I/O Capacitance		5			10	pF	$V_{I/O} = 0V, f = 1MHz, T_A = 25^{\circ}C$
I <sub>LI</sub>	Input Leakage Cu	rrent				±1	μΑ	$V_{IN} = V_{CC}$ or GND
$I_{LO}$	Output Leakage C	Current				±1	μΑ	$V_{OUT} = V_{CC}$ or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Curr	rent	1, 8		4	20	μΑ	$V_{CC} = V_{CC} \text{ Max.,}$ $F_2\text{-CE} = \overline{RST} = V_{CC} \pm 0.2V,$ $\overline{WP} = V_{CC} \text{ or GND}$
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Po	ower Savings Current	1, 4		4	20	μΑ	$V_{CC} = V_{CC} \text{ Max.},$ $F_2\text{-}\overline{CE} = \text{GND} \pm 0.2\text{V},$ $\overline{WP} = V_{CC} \text{ or GND}$
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-	-Down Current	1		4	20	μА	$\overline{RST} = GND \pm 0.2V$ $I_{OUT} (RY/\overline{BY}) = 0mA$
I	Average V <sub>CC</sub> Read Current Normal Mode		1, 7		15	25	mA	$V_{CC} = V_{CC} Max.,$ $F_2 - \overline{CE} = V_{IL}, F - \overline{OE} = V_{IH}, f = 5MHz$
I <sub>CCR</sub>	Average V <sub>CC</sub> Read Current Page Mode	8 Word Read	DataSh 1,7	eet4U.	com 5	10	mA	$I_{OUT} = 0 \text{mA}$
$I_{CCW}$	V <sub>CC</sub> (Page Buffer	) Program Current	1, 5, 7		20	60	mA	$V_{PP} = V_{PPH}$
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase, F	Full Chip Erase Current	1, 5, 7		10	30	mA	$V_{PP} = V_{PPH}$
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer Block Erase Suspe		1, 2, 7		10	200	μА	$F_2$ - $\overline{CE} = V_{IH}$
$I_{PPS} \\ I_{PPR}$	V <sub>PP</sub> Standby or Re	ead Current	1, 6, 7		2	5	μΑ	$V_{PP} \le V_{CC}$
$I_{\mathrm{PPW}}$	V <sub>PP</sub> (Page Buffer)	Program Current	1,5,6,7		2	5	μΑ	$V_{PP} = V_{PPH}$
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase, Full Chip Erase Current		1,5,6,7		2	5	μΑ	$V_{PP} = V_{PPH}$
I <sub>PPWS</sub>	V <sub>PP</sub> (Page Buffer) Suspend Current	Program	1, 6, 7		2	5	μА	$V_{PP} = V_{PPH}$
I <sub>PPES</sub>	V <sub>PP</sub> Block Erase S	Suspend Current	1, 6, 7		2	5	μΑ	$V_{PP} = V_{PPH}$

et4U.com

DataShee

DataSheet4U.com www.DataSheet4U.com

#### DC Electrical Characteristics (Continue)

 $(T_A = -25$ °C to +85°C,  $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
$V_{IL}$	Input Low Voltage	5	-0.2		0.4	V	
$V_{\mathrm{IH}}$	Input High Voltage	5	VCC -0.4		VCC +0.2	V	
V <sub>OL</sub>	Output Low Voltage	5, 8			0.2Vcc	V	$I_{OL} = 0.5 \text{mA}$
$V_{OH}$	Output High Voltage	5	0.8Vcc			V	$I_{OH} = -0.5 \text{mA}$
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	3,5,6			0.4	V	
	$V_{PP}$ during Block Erase, Full Chip Erase, (Page Buffer) Program Operations	6	1.65	3	3.1	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

#### Notes:

et4U.com

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC} = 3.0 V$  and  $T_A = +25 ^{\circ} C$  unless  $V_{CC}$  is specified.
- 2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> and I<sub>CCR</sub>.
- 3. Block erase, full chip erase, (page buffer) program are inhibited when  $V_{PP} \le V_{PPLK}$ , and not guaranteed outside the specified voltage.
- The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle
  completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.
- 5. Sampled, not 100% tested.
- 6.  $V_{PP}$  is not used for power supply pin. With  $V_{PP} \le V_{PPLK}$ , block erase, full chip erase, (page buffer) program cannot be executed and should not be attempted.
- 7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.
- 8. Includes RY/BY

DataShe

DataSheet4U.com

### 7.6 AC Electrical Characteristics for Flash Memory

### 7.6.1 AC Test Conditions

Input Pulse Level	0 V to 2.7 V
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. level	1.35 V
Output Load	$1TTL + C_L (50pF)$

### 7.6.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		65		ns
t <sub>AVQV</sub>	Address to Output Delay			65	ns
$t_{\rm ELQV}$	$F_2$ - $\overline{CE}$ to Output Delay	2		65	ns
t <sub>APA</sub>	Page Address Access Time			25	ns
$t_{ m GLQV}$	F-OE to Output Delay	2		20	ns
t <sub>PHQV</sub>	RST High to Output Delay			150	ns
$t_{\rm EHQZ},t_{\rm GHQZ}$	F <sub>2</sub> - $\overline{\text{CE}}$ or F- $\overline{\text{OE}}$ to Output in High-Z, Whichever Occurs First	1		20	ns
t <sub>ELQX</sub>	$F_2$ - $\overline{CE}$ to Output in Low-Z	1	0		ns
$t_{GLQX}$	F-OE to Output in Low-Z  DataSheet4U.com	1	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, $F_2$ - $\overline{CE}$ or $F$ - $\overline{OE}$ Change	1	0		ns

et4U.com

### Notes:

- 1. Sampled, not 100% tested.
- 2.  $F-\overline{OE}$  may be delayed up to  $t_{ELQV}-t_{GLQV}$  after the falling edge of  $F_2-\overline{CE}$  without impact to  $t_{ELQV}$ .

DataShee

DataSheet4U.com www.DataSheet4U.com

DataShe



# 7.6.3 Write Cycle (F-WE / F<sub>2</sub>-CE Controlled) (1,2)

 $(T_A = -25$ °C to +85°C,  $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		65		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RST High Recovery to F-WE (F <sub>2</sub> -CE) Going Low	3	150		ns
t <sub>ELWL</sub> (t <sub>WLEL</sub> )	$F_2$ - $\overline{CE}$ (F- $\overline{WE}$ ) Setup to F- $\overline{WE}$ (F <sub>2</sub> - $\overline{CE}$ ) Going Low		0		ns
t <sub>WLWH</sub> (t <sub>ELEH</sub> )	$F-\overline{WE}$ ( $F_2-\overline{CE}$ ) Pulse Width	4	50		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to F-WE (F <sub>2</sub> -CE) Going High	8	40		ns
t <sub>AVWH</sub> (t <sub>AVEH</sub> )	Address Setup to F-WE (F <sub>2</sub> -CE) Going High	8	50		ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	$F_2$ - $\overline{CE}$ (F- $\overline{WE}$ ) Hold from F- $\overline{WE}$ (F <sub>2</sub> - $\overline{CE}$ ) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from F-WE (F <sub>2</sub> -CE) High		0		ns
t <sub>WHAX</sub> (t <sub>EHAX</sub> )	Address Hold from F- $\overline{\text{WE}}$ (F <sub>2</sub> - $\overline{\text{CE}}$ ) High		0		ns
t <sub>WHWL</sub> (t <sub>EHEL</sub> )	$F-\overline{WE}$ ( $F_2-\overline{CE}$ ) Pulse Width High	5	15		ns
t <sub>SHWH</sub> (t <sub>SHEH</sub> )	$\overline{\text{WP}}$ High Setup to F- $\overline{\text{WE}}$ (F <sub>2</sub> - $\overline{\text{CE}}$ ) Going High	3	0		ns
t <sub>VVWH</sub> (t <sub>VVEH</sub> )	$V_{PP}$ Setup to F- $\overline{WE}$ (F <sub>2</sub> - $\overline{CE}$ ) Going High	3	200		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read		30		ns
t <sub>QVSL</sub>	WP High Hold from Valid SRD, RY/BY High-Z	3, 6	0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD, RY/BY High-Z	3, 6	0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	$F-\overline{WE}$ (F <sub>2</sub> - $\overline{CE}$ ) High to SR.7 Going "0", "Neet 40.0011	3, 7		t <sub>AVQV</sub> +50	ns
t <sub>WHRL</sub> (t <sub>EHRL</sub> )	$F-\overline{WE}$ (F <sub>2</sub> - $\overline{CE}$ ) High to RY/ $\overline{BY}$ Going Low	3		100	ns

et4U.com

## Notes:

- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program operations are the same as during read-only operations. See the AC Characteristics for read cycle.
- 2. A write operation can be initiated and terminated with either  $F_2$ - $\overline{CE}$  or F- $\overline{WE}$ .
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of F<sub>2</sub>-\overline{CE} or F-\overline{WE} (whichever goes low last) to the rising edge of F<sub>2</sub>-\overline{CE} or F-\overline{WE} (whichever goes high first). Hence, t<sub>WP</sub>=t<sub>WLWH</sub>=t<sub>ELEH</sub>=t<sub>WLEH</sub>=t<sub>ELWH</sub>.
- 5. Write pulse width high  $(t_{WPH})$  is defined from the rising edge of  $F_2$ - $\overline{CE}$  or F- $\overline{WE}$  (whichever goes high first) to the falling edge of  $F_2$ - $\overline{CE}$  or F- $\overline{WE}$  (whichever goes low last). Hence,  $t_{WPH}$ = $t_{WHWL}$ = $t_{EHEL}$ = $t_{WHEL}$ = $t_{EHWL}$ .
- 6. V<sub>PP</sub> should be held at V<sub>PP</sub>=V<sub>PPH</sub> until determination of block erase, full chip erase, (page buffer) program success (SR.1/3/4/5=0).
- 7.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes command= $t_{AVOV}+100$ ns.
- 8. See 7.2.1 Command Definitions for valid address and data for block erase, full chip erase, (page buffer) program or lock bit configuration.

www.DataSheet4U.com

DataSheet4U.com

7.6.4 Block Erase, Full Chip Erase, (Page Buffer) Program Performance (3)

 $(T_A = -25$ °C to +85°C,  $V_{CC} = 2.7$ V to 3.1V)

	Parameter		Page Buffer		V <sub>PP</sub> =V <sub>PPH</sub>		
Symbol		Notes	Command is Used or not Used	Min.	Typ. (1)	Max. (2)	Unit
tuunn	4K-Word Parameter Block Program	2	Not Used		0.05	0.3	s
$t_{\mathrm{WPB}}$	Time	2	Used		0.03	0.12	s
t	32K-Word Main Block Program	2	Not Used		0.38	2.4	S
$t_{WMB}$	Time	2	Used		0.24	1	S
t <sub>WHQV1</sub> /	Word Dragues Time	2	Not Used		11	200	μs
$t_{\rm EHQV1}$	word Program Time		Used		7	100	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4K-Word Parameter Block Erase Time	2	-		0.3	4	s
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5	s
	Full Chip Erase Time	2			80	700	S
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	1		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4 DataSh	- 		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			μs

et4U.com

# Notes:

- 1. Typical values measured at  $V_{CC}$  =3.0V,  $V_{PP}$  =3.0V, and  $T_A$ =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (F- $\overline{WE}$  or F<sub>2</sub>- $\overline{CE}$  going high) until SR.7 going "1" or RY/ $\overline{BY}$  going High-Z.
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than  $t_{\text{ERES}}$  and its sequence is repeated, the block erase operation may not be finished.


www.DataSheet4U.com

DataShe

DataSheet4U.com

### 7.6.5 Flash Memory AC Characteristics Timing Chart


AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code



et4U.com

www.DataSheet4U.com

DataShee




DataSheet4U.com

et4U.com

www.DataSheet4U.com

DataShee




DataSheet4U.com

www.DataSheet4U.com

DataSheet4U.com

et4U.com



DataShe

www.DataSheet4U.com

DataSheet4U.com

et4U.com

#### 7.6.6 Reset Operations

 $(T_A = -25$ °C to +85°C,  $V_{CC} = 2.7$ V to 3.1V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>PLPH</sub>	RST Low to Reset during Read (RST should be low during power-up.)	1, 2, 3	100		ns
t <sub>PLRH</sub>	RST Low to Reset during Erase or Program	1, 3, 4		22	μs
$t_{\mathrm{VPH}}$	$V_{CC} = 2.7V$ to $\overline{RST}$ High	1, 3, 5	100		ns
t <sub>VHQV</sub>	$V_{CC} = 2.7V$ to Output Delay	3		1	ms

#### Notes:

- 1. A reset time,  $t_{PHQV}$ , is required from the later of SR.7 (RY/ $\overline{BY}$ ) going "1" (High-Z) or  $\overline{RST}$  going high until outputs are valid. See the AC Characteristics read cycle for  $t_{PHQV}$ .
- 2.  $t_{PLPH}$  is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If RST asserted while a block erase, full chip erase or (page buffer) program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding  $\overline{RST}$  low minimum 100ns is required after  $V_{CC}$  has been in predefined range and also has been in stable there.

### AC Waveform for Reset Operation

**t**PHQV RST (P) **t**PLPH High-Z (A) Reset during Read Array Mode ABORT SR.7="1"  $t_{\mathrm{PHQV}}$ RST (P) DQ<sub>15-0</sub> (D/Q) (B) Reset during Erase or Program Mode tvhqv **GND**  $t_{\mathrm{VPH}}$ **t**PHQV RST (P) DQ<sub>15-0</sub> (D/Q) (C) RST rising timing

et4U.com

www.DataSheet4U.com

DataShe

DataSheet4U.com

- 8. Smartcombo RAM
- 8.1 Truth Table
- 8.1.1 Bus Operation (1)

Smartcombo RAM	Notes	$SC-\overline{CE}_1$	CE <sub>2</sub>	S-OE	S-WE	LB	ŪB	DQ <sub>0</sub> to Q <sub>15</sub>		
Read				L	Н	(3)		(3)		(3)
Output Disable		L		Н	Н	X	X	High - Z		
Write			Н	Н	L	(3)		(3)		
Standby		Н				X	X			
Standby		X		X	X	Н	Н	High - Z		
Sleep	2	X	L			X	X			

#### Notes:

- 1.  $L = V_{IL}$ ,  $H = V_{IH}$ , X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2.  $CE_2$  pin must be fixed to high level except sleep mode.
- 3. <del>LB</del>, <del>UB</del> Control Mode

$\overline{ ext{LB}}$	ŪB	DQ <sub>0</sub> to DQ <sub>7</sub>	DQ <sub>8</sub> to DQ <sub>15</sub>
L	L	$D_{OUT}/D_{IN}$	${ m D_{OUT}/D_{IN}}$
L	Н	$\mathrm{D_{OUT}}/\mathrm{D_{IN}}$	High - Z
Н	L	High - Z	DataSheet4 D <sub>OUT</sub> /D <sub>IN</sub>

et4U.com

DataShee

DataSheet4U.com www.DataSheet4U.com

### 8.2 DC Electrical Characteristics for Smartcombo RAM

#### DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	1			8	pF	$V_{IN} = 0V$
C <sub>IO</sub>	I/O Capacitance	1			10	pF	$V_{I/O} = 0V$
$I_{LI}$	Input Leakage Current				±1	μΑ	$V_{IN} = V_{CC}$ or GND
$I_{LO}$	Output Leakage Current				±1	μΑ	$V_{OUT} = V_{CC}$ or GND
$I_{SB}$	V <sub>CC</sub> Standby Current	2			200	μΑ	$SC-\overline{CE}_1 \ge V_{CC} - 0.2V, CE_2 \ge V_{CC} - 0.2V$
$I_{SLP}$	V <sub>CC</sub> Sleep Mode Current	3			100	μΑ	$SC-\overline{CE}_1 \ge V_{CC} - 0.2V, CE_2 \le 0.2V$
I <sub>CC1</sub>	V <sub>CC</sub> Operation Current				50	mA	$t_{\text{CYCLE}} = \text{Min., } I_{\text{I/O}} = 0\text{mA,}$ SC- $\overline{\text{CE}}_1 = V_{\text{IL}}$
$V_{IL}$	Input Low Voltage	1	-0.2		0.4	V	
V <sub>IH</sub>	Input High Voltage	1	VCC -0.4		VCC +0.2	V	
V <sub>OL</sub>	Output Low Voltage	1			0.2Vcc	V	$I_{OL} = 0.5 \text{mA}$
V <sub>OH</sub>	Output High Voltage	1	0.8Vcc			V	$I_{OH} = -0.5 \text{mA}$

et4U.com

Notes:

DataSheet4U.com

- 1. Sampled, not 100% tested.
- 2. Memory cell data is held. ( $CE_2 = "VIH"$ )
- 3. Memory cell data is not held. ( $CE_2 = "V_{IL}"$ )

DataShee

DataSheet4U.com




### 8.3 AC Electrical Characteristic for Smartcombo RAM

#### 8.3.1 AC Test Conditions

Input Pulse Level	0.2VCC to 0.8VCC
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. Level	1/2 V <sub>CC</sub>
Output Load	$1TTL + C_L (50pF)^{(1,2)}$

### Notes:

- 1. Including scope and socket capacitance.
- 2. AC characteristics directed with the note should be measured with the output load shown in below.



DataSheet4U.com

et4U.com

DataSheet4U.com

www.DataSheet4U.com

DataShee

### 8.3.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
$t_{RC}$	Read Cycle Time		65		ns
$t_{AA}$	Address Access Time			65	ns
$t_{ACE}$	Chip Enable Access Time			65	ns
$t_{OE}$	Output Enable to Output Valid			45	ns
$t_{ m BE}$	Byte Enable Access Time			65	ns
t <sub>PAA</sub>	Page Access Time			20	ns
t <sub>OH</sub>	Output Hold from Address Change		5		ns
t <sub>PRC</sub>	Page Read Cycle Time		20		ns
$t_{CLZ}$	$SC-\overline{CE}_1$ Low to Output Active		10		ns
t <sub>OLZ</sub>	S-OE Low to Output Active		5		ns
t <sub>BLZ</sub>	UB or LB Low to Output Active		5		ns
$t_{CHZ}$	SC-CE <sub>1</sub> High to Output in High-Z			25	ns
t <sub>OHZ</sub>	S-OE High to Output in High-Z			25	ns
t <sub>BHZ</sub>	UB or LB High to Output in High-Z			25	ns
t <sub>ASO</sub>	Address Setup to S-OE Low		0		ns
t <sub>OHAH</sub>	S-OE High Level to Address Hold ataSheet4U.com		-5		ns
$t_{CHAH}$	SC-CE <sub>1</sub> High Level to Address Hold		0		ns
t <sub>BHAH</sub>	LB, UB High Level to Address Hold	2	0		ns
t <sub>CLOL</sub>	SC-CE <sub>1</sub> Low Level to S-OE Low Level	1	0	10,000	ns
t <sub>OLCH</sub>	S- $\overline{\text{OE}}$ Low Level to SC- $\overline{\text{CE}}_1$ High Level		45		ns
$t_{CP}$	SC- $\overline{\text{CE}}_1$ High Level Pulse Width		10		ns
$t_{BP}$	LB, UB High Level Pulse Width		10		ns
t <sub>OP</sub>	S-OE High Level Pulse Width	1	2	10,000	ns

et4U.com

### Notes:

1.  $t_{CLOL}$  and  $t_{OP}$  (Max.) are applied while SC- $\overline{CE}_1$  is being hold at low level.

2.  $t_{BHAH}$  is specified after both  $\overline{LB}$  and  $\overline{UB}$  are High.

DataShee

DataSheet4U.com www.DataSheet4U.com

### 8.3.3 Write Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
$t_{WC}$	Write Cycle Time		65		ns
$t_{CW}$	Chip Enable to End of Write		55		ns
$t_{AW}$	Address Valid to End of Write		55		ns
$t_{\mathrm{BW}}$	Byte Select Time		55		ns
$t_{WP}$	Write Pulse Width		50		ns
$t_{WR}$	Write Recovery Time		0		ns
t <sub>CP</sub>	SC- $\overline{\text{CE}}_1$ High Level Pulse Width		10		ns
t <sub>BP</sub>	LB, UB High Level Pulse Width		10		ns
t <sub>WHP</sub>	S-WE High Pulse Width		10		ns
$t_{ m WHZ}$	S-WE Low to Output in High-Z			25	ns
$t_{OW}$	S-WE High to Output Active		15		ns
$t_{AS}$	Address Setup Time		0		ns
$t_{DW}$	Input Data Setup Time		30		ns
t <sub>DH</sub>	Input Data Hold Time		0		ns
t <sub>OHAH</sub>	S-OE High Level to Address Hold		-5		ns
$t_{CHAH}$	SC-CE <sub>1</sub> High Level to Address Hold DataSheet4U.com		0		ns
t <sub>BHAH</sub>	LB, UB High Level to Address Hold	2	0		ns
t <sub>OES</sub>	S-OE High Level to S-WE Set	1	0	10,000	ns
t <sub>OEH</sub>	S-WE High Level to S-OE Set	1	10	10,000	ns

et4U.com

# Notes:

- 1.  $t_{OES}$  and  $t_{OEH}$  (Max.) are applied while SC- $\overline{CE}_1$  is being hold at low level.
- 2.  $t_{BHAH}$  is specified after both  $\overline{LB}$  and  $\overline{UB}$  are High.

DataShee

DataSheet4U.com www.DataSheet4U.com

### 8.3.4 Initialization

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>VHMH</sub>	Power Application to CE <sub>2</sub> Low Level Hold		50		μs
t <sub>CHMH</sub>	$SC-\overline{CE}_1$ High Level to $CE_2$ High Level		10		ns
t <sub>MHCL</sub>	Following Power Application $CE_2$ High Level Hold to $SC-\overline{CE}_1$ Low Level	1	200		μs

Note:

1. When giving compatibility with the other type of Smartcombo RAM,  $200\mu s$  must be changed to  $300\mu s$ .

### 8.3.5 Sleep Mode Entry / Exit

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>CHML</sub>	Sleep Mode Entry SC- $\overline{\text{CE}}_1$ High Level to $\text{CE}_2$ Low Level		0		ns
t <sub>MHCL</sub>	Sleep Mode Exit to Normal Operation $CE_2$ High Level to $SC-\overline{CE}_1$ Low Level	1	200		μs

Note:

1. When giving compatibility with the other type of Smartcombo RAM,  $200\mu s$  must be changed to  $300\mu s$ .

DataSheet4U.com

et4U.com

DataShee


DataSheet4U.com www.DataSheet4U.com

#### 8.4 Initialization

Initialize the power application using the following sequence to stabilize internal circuits.

- (1) Following power application, make  $CE_2$  high level after fixing  $CE_2$  to low level for the period of  $t_{VHMH}$ . Make  $SC-\overline{CE}_1$  high level before making  $CE_2$  high level.
- (2)  $SC\overline{CE}_1$  and  $CE_2$  are fixed to high level for the period of  $t_{MHCL}$ .


Normal operation is possible after the completion of initialization.



et4U.com

DataShee

DataSheet4U.com



et4U.com

DataShee

DataSheet4U.com

### 8.5 Page Read Operation

### 8.5.1 Features of Page Read Operation (2)

Features	Notes	8 Words Mode
Page Length		8 words
Page Read-corresponding Addresses		$A_2, A_1, A_0$
Page Read Start Address		Don't care
Page Direction		Don't care
Interrupt during page read operation	1	Enabled

#### Notes:

1. An interrupt is output when  $SC-\overline{CE}_1 = High \text{ or in case } A_3 \text{ or a higher address changes.}$ 

#### 2. Page Length:

8 words is supported as the page lengths.

#### Page-Corresponding Addresses:

The page read-enabled addresses are  $A_2$ ,  $A_1$ , and  $A_0$ . Fix addresses other than  $A_2$ ,  $A_1$ , and  $A_0$  during page read operation.

#### Page Start Address:

Since random page read is supported, any address  $(A_2, A_1, A_0)$  can be used as the page read start address.

#### Page Direction:

Since random page read is possible, there is not restriction on the page direction.

#### Interrupt during Page Read Operation:

When generating an interrupt during page read, either make  $SC-\overline{CE}_1$  high level or change  $A_3$  and higher addresses.

### When page read is not used:

DataSheet4U.com

Since random page read is supported, even when not using page read, random access is possible as usual.

et4U.com

DataShee

DataSheet4U.com www.DataSheet4U.com

LRS1B07



#### 8.6 Mode Register Settings

The sleep mode can be set using the mode register. Since the initial value of the mode register at power application is undefined, be sure to set the mode register after initialization at power application. However, since sleep mode is not entered unless  $CE_2$  = Low when sleep mode is not used, it is not necessary to set the mode register. Moreover, when using page read without using sleep mode, it is not necessary to set the mode register.

#### 8.6.1 Mode Register Setting Method

The mode register setting mode can be entered by successively writing two specific data after two continuous reads of the highest address (3FFFFFH). The mode register setting is a continuous four-cycle operation (two read cycles and two write cycles).

Commands are written to the command register. The command register is used to latch the addresses and data required for executing commands, and it does not have an exclusive memory area.

For the timing chart and flow chart, refer to Mode Register Setting Timing Chart (P.71), Mode Register Setting Flow Chart (P.72).

Following table shows the commands and command sequences.

#### Command Sequence

Command Sequence	1st Bus Cycle (Read Cycle)		2nd Bus Cycle (Read Cycle)		3rd Bus Cycle (Write Cycle)		4th Bus Cycle (Write Cycle)	
	Address	Data	Address	Data	Address	Data	Address	Data
Sleep Mode	3FFFFFH	-	3FFFFFH	-	3FFFFFH	00H	3FFFFFH	07H

#### 4th Bus Cycle (Write cycle)

DQ	15	14	13	12 🗆	ataSl	nepot4	10 <b>.9</b> .01	n 8	7	6	5	4	3	2	1	0
Mode Register Setting	0	0	0	0	0	0	0	0	0	0	0	0	0	PL	1	1

Page Length	1	8 words

#### 8.6.2 Cautions for Setting Mode Register

Since, for the mode register setting, the internal counter status is judged by toggling  $SC-\overline{CE}_1$  and  $S-\overline{OE}$ , toggle  $SC-\overline{CE}_1$  at every cycle during entry (read cycle twice, write cycle twice), and toggle  $S-\overline{OE}$  like  $SC-\overline{CE}_1$  at the first and second read cycles.

If incorrect addresses or data are written, or if addresses or data are written in the incorrect order, the setting of the mode register are not performed correctly.

When the highest address (3FFFFFH) is read consecutively three or more times, the mode register setting entries are cancelled.

Once the sleep mode has been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application.

For the timing chart and flow chart, refer to Mode Register Setting Timing Chart (P.71), Mode Register Setting Flow Chart (P.72).

DataShe


www.DataSheet4U.com

DataSheet4U.com

et4U.com

### 8.7 Smartcombo RAM AC Characteristics Timing Chart

### Read Cycle Timing Chart 1 (SC-CE1 Controlled)



et4U.com


DataShee

### Note:

1. In read cycle, CE2 and S- $\overline{\text{WE}}$  should be fixed to high level.

DataSheet4U.com

# Read Cycle Timing Chart 2 (S-OE Controlled)



et4U.com


DataShee

### Note:

1. In read cycle, CE2 and S- $\overline{\text{WE}}$  should be fixed to high level.

DataSheet4U.com

# Read Cycle Timing Chart 3 (SC-\overline{CE}1 / S-\overline{OE} Controlled)



et4U.com


DataShee

Note:

1. In read cycle, CE2 and S- $\overline{\text{WE}}$  should be fixed to high level.

DataSheet4U.com

### Read Cycle Timing Chart 4 (Address Controlled)



et4U.com


DataShee

### Notes:

- 1. In read cycle, CE2 and S-WE should be fixed to high level.
- 2. When read cycle time is less than  $t_{RC}$  (Min.), the address access time  $(t_{AA})$  is not guaranteed.

DataSheet4U.com

# Read Cycle Timing Chart 5 ( $\overline{LB}$ / $\overline{UB}$ Controlled)



et4U.com


DataShee

Note:

1. In read cycle, CE2 and S- $\overline{\text{WE}}$  should be fixed to high level.

DataSheet4U.com

### 8 Word Page Read Cycle Timing Chart



et4U.com


Notes:

- 1. In read cycle, CE 2 and S- $\overline{\text{WE}}$  should be fixed to high level.
- 2.  $\overline{LB}$  and  $\overline{UB}$  are Low level.

DataShee

DataSheet4U.com

## Write Cycle Timing Chart 1 (SC-CE1 Controlled))



et4U.com

Notes:


- 1. During address transition, at least one of S-CE 1, S-WE or LB, UB pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE 2 and S- $\overline{OE}$  should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$  1, S- $\overline{\text{WE}}$ ,  $\overline{\text{LB}}$  and/or  $\overline{\text{UB}}$ .

DataSheet4U.com

www.DataSheet4U.com

DataShee

## Write Cycle Timing Chart 2 (S-WE Controlled))



et4U.com

Notes:


- 1. During address transition, at least one of SC- $\overline{\text{CE}}_1$ , S- $\overline{\text{WE}}$  or  $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$  pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE2 and S- $\overline{OE}$  should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$ ,  $\overline{\text{LB}}$  and/or  $\overline{\text{UB}}$ .

DataSheet4U.com

www.DataSheet4U.com

DataShee

# Write Cycle Timing Chart 3 (S-WE Controlled))



et4U.com

Notes:


- 1. During address transition, at least one of SC- $\overline{\text{CE}}_1$ , S- $\overline{\text{WE}}$  or  $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$  pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE2 and S- $\overline{\text{OE}}$  should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$ 1, S- $\overline{\text{WE}}$ ,  $\overline{\text{LB}}$  and/or  $\overline{\text{UB}}$ .

DataSheet4U.com

www.DataSheet4U.com

DataShee

## Write Cycle Timing Chart 4 (LB / UB Controlled))



et4U.com

Notes:


- 1. During address transition, at least one of SC- $\overline{\text{CE}}$  1, S- $\overline{\text{WE}}$  or  $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$  pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE 2 and S- $\overline{OE}$  should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$  1, S- $\overline{\text{WE}}$ ,  $\overline{\text{LB}}$  and/or  $\overline{\text{UB}}$ .

DataShee

DataSheet4U.com

LRS1B07 70

# Write Cycle Timing Chart 5 (LB / UB Independent Controlled))




- 1. During address transition, at least one of SC- $\overline{\text{CE}}$  1, S- $\overline{\text{WE}}$  or  $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$  pins should be inactivated.
- 2. Do not input data to the DQ pins while they are in the output state.
- 3. In write cycle, CE 2 and S- $\overline{OE}$  should be fixed to high level.
- 4. Write operation is done during the overlap time of a low level SC- $\overline{\text{CE}}$  1, S- $\overline{\text{WE}}$ ,  $\overline{\text{LB}}$  and/or  $\overline{\text{UB}}$ .

DataSheet4U.com

et4U.com

www.DataSheet4U.com


DataShee



et4U.com

DataShee

DataSheet4U.com www.DataSheet4U.com




et4U.com

www.DataSheet4U.com

DataShee





et4U.com

DataSheet4U.com

DataShee

DataSheet4U.com

www.DataSheet4U.com

- 9. SRAM
- 9.1 Truth Table
- 9.1.1 Bus Operation (1)

SRAM	Notes	S-CE <sub>1</sub>	CE <sub>2</sub>	S-OE	S-WE	LB	ŪB	DQ <sub>0</sub> to DQ <sub>15</sub>
Read			L	Н	(2)		(2)	
Output Disable		T T	11	Н	Н	X	X	High 7
Output Disable	utput Disable L		Н	X	X	Н	Н	High - Z
Write				X	L	(2)		(2)
		Н	X			X	X	
Standby		X	L	X	X	X	X	High - Z
		X	X			Н	Н	

## Notes:

- 1.  $L = V_{IL}$ ,  $H = V_{IH}$ , X = H or L, High-Z = High impedance. Refer to the DC Characteristics.
- 2. LB, UB Control Mode

LB	ŪB	DQ <sub>0</sub> to DQ <sub>7</sub>	DQ <sub>8</sub> to DQ <sub>15</sub>
L	L	$D_{OUT}/D_{IN}$	$\rm D_{OUT}/D_{IN}$
L	Н	D <sub>OUT</sub> /D <sub>IN</sub>	High - Z DataSheet4U.con
Н	L	High - Z	$\rm D_{OUT}/D_{IN}$

et4U.com

DataShee

DataSheet4U.com www.DataSheet4U.com

## 9.2 DC Electrical Characteristics for SRAM

## DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Crumbal	Parameter	Notes	Min.	Trus	Max.	Unit	Test Conditions	
Symbol	Parameter	Notes	IVIIII.	Тур.	Max.	Unit	Test Conditions	
$C_{IN}$	Input Capacitance	1			8	pF	$V_{IN} = 0V$ , $f = 1MHz$ , $T_A = 25$ °C	
$C_{IO}$	I/O Capacitance	1			10	pF	$V_{I/O} = 0V$ , $f = 1MHz$ , $T_A = 25$ °C	
$I_{LI}$	Input Leakage Current				±1	μΑ	$V_{IN} = V_{CC}$ or GND	
$I_{LO}$	Output Leakage Current				±1	μΑ	$V_{OUT} = V_{CC}$ or GND	
$I_{SB}$	V <sub>CC</sub> Standby Current				15		S- $\overline{\text{CE}}_1$ , CE <sub>2</sub> $\geq$ V <sub>CC</sub> - 0.2V or CE <sub>2</sub> $\leq$ 0.2V	
I <sub>CC1</sub>	V <sub>CC</sub> Operation Current				45		$\begin{aligned} & S \text{-} \overline{CE}_1 = V_{IL}, \\ & CE_2 = V_{IH}, \\ & V_{IN} = V_{IL} \text{ or } V_{IH} \end{aligned} \qquad \begin{aligned} & t_{CYCLE} = \text{Min.} \\ & I_{I/O} = 0 \text{mA} \end{aligned}$	
I <sub>CC2</sub>	V <sub>CC</sub> Operation Current				8	mA	$\begin{split} & S \overline{-CE}_1 \leq 0.2 V, \\ & CE_2 \geq V_{CC} - 0.2 V, \\ & V_{IN} \geq V_{CC} - 0.2 V \\ & or \leq 0.2 V \end{split} \qquad \begin{aligned} & t_{CYCLE} = 1 \mu s \\ & I_{I/O} = 0 mA \end{aligned}$	
$V_{IL}$	Input Low Voltage	1	-0.2		0.4	V		
V <sub>IH</sub>	Input High Voltage	1 Data	Vcc Stoet	IU.com	VCC +0.2	V		
V <sub>OL</sub>	Output Low Voltage	1			0.2Vcc	V	$I_{OL} = 0.5 \text{mA}$	
V <sub>OH</sub>	Output High Voltage	1	0.8V CC			V	$I_{OH} = -0.5 \text{mA}$	

et4U.com

Notes:

1. Sampled, not 100% tested.

www.DataSheet4U.com

DataShee

DataSheet4U.com

#### 9.3 AC Electrical Characteristics for SRAM

#### 9.3.1 AC Test Conditions

Input Pulse Level	0.4 to 2.4 V
Input Rise and Fall Time	5 ns
Input and Output Timing Ref. Level	1.5 V
Output Load	$1TTL + C_L(30pF)^{(1)}$

#### Note:

1. Including scope and socket capacitance.

## 9.3.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time		65		ns
t <sub>AA</sub>	Address Access Time			65	ns
t <sub>ACE1</sub>	Chip Enable Access Time (S- $\overline{\text{CE}}_1$ )			65	ns
t <sub>ACE2</sub>	Chip Enable Access Time (CE <sub>2</sub> )			65	ns
t <sub>BE</sub>	Byte Enable Access Time			65	ns
t <sub>OE</sub>	Output Enable to Output Valid			40	ns
t <sub>OH</sub>	Output Hold from Address Change		10		ns
$t_{LZ1}$	S-\overline{\overline{CE}_1} Low to Output Active	1	10		ns
$t_{LZ2}$	CE <sub>2</sub> High to Output Active	1	10		ns
t <sub>OLZ</sub>	S-OE Low to Output Active	1	5		ns
t <sub>BLZ</sub>	UB or LB Low to Output Active	1	10		ns
t <sub>HZ1</sub>	$\overline{S}$ - $\overline{CE}_1$ High to Output in High-Z	1, 2	0	25	ns
t <sub>HZ2</sub>	CE <sub>2</sub> Low to Output in High-Z	1, 2	0	25	ns
t <sub>OHZ</sub>	S-OE High to Output in High-Z	1, 2	0	25	ns
t <sub>BHZ</sub>	UB or LB High to Output in High-Z	1, 2	0	25	ns

# Notes:

- 1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.
- 2. The period from  $S-\overline{CE}_1$  Rise,  $\overline{UB}$  Rise,  $\overline{LB}$  Rise  $S-\overline{OE}$  Rise (CE<sub>2</sub>: Falling) to output buffer off is logically 10ns.

DataShee

DataSheet4U.com

et4U.com

www.DataSheet4U.com

# 9.3.3 Write Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.1V)$ 

Symbol	Parameter	Notes	Min.	Max.	Unit
$t_{WC}$	Write Cycle Time		65		ns
$t_{CW}$	Chip Enable to End of Write		60		ns
$t_{AW}$	Address Valid to End of Write		60		ns
$t_{\mathrm{BW}}$	Byte Select Time		60		ns
$t_{AS}$	Address Setup Time		0		ns
$t_{WP}$	Write Pulse Width		50		ns
$t_{WR}$	Write Recovery Time		0		ns
$t_{\mathrm{DW}}$	Input Data Setup Time		30		ns
$t_{\mathrm{DH}}$	Input Data Hold Time		0		ns
$t_{OW}$	S-WE High to Output Active	1	5		ns
$t_{WZ}$	S-WE Low to Output in High-Z	1	0	25	ns

Note:

1. Active output to High-Z and High-Z to output active tests specified for a  $\pm 200 \text{mV}$  transition from steady state levels into the test load.

et4U.com

DataSheet4U.com

www.DataSheet4U.com


DataShee

DataSheet4U.com



## 9.4 SRAM AC Characteristics Timing Chart

## Read Cycle Timing Chart




et4U.com

DataShee

DataSheet4U.com

www.DataSheet4U.com

# Write Cycle Timing Chart (S-WE Controlled)



1. A write occurs during the overlap of a low S- $\overline{\text{CE}}_{1}$ , a high CE<sub>2</sub> and a low S- $\overline{\text{WE}}$ .

A write begins at the latest transition among S- $\overline{\text{CE}}_1$  going low, CE<sub>2</sub> going high and S- $\overline{\text{WE}}$  going low. A write ends at the earliest transition among S- $\overline{\text{CE}}_1$  going high, CE<sub>2</sub> going low and S- $\overline{\text{WE}}$  going high. twp is measured from the beginning of write to the end of write.

- 2. tcw is measured from the later of S- $\overline{\text{CE}}_1$  going low or CE<sub>2</sub> going high to the end of write.
- 3. t<sub>BW</sub> is measured from the time of going low  $\overline{UB}$  or low  $\overline{LB}$  to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. two is measured from the end of write to the address change. t we applies in case a write ends at S- $\overline{\text{CE}}$  1 going high, CE<sub>2</sub> going low or S- $\overline{\text{WE}}$  going high.
- 6. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 7. If S- $\overline{\text{CE}}_1$  goes low or CE<sub>2</sub> goes high simultaneously with S- $\overline{\text{WE}}$  going low or after S- $\overline{\text{WE}}$  going low, the outputs remain in high impedance state.
- 8. If  $S-\overline{CE}_1$  goes high or  $CE_2$  goes low simultaneously with  $S-\overline{WE}$  going high or before  $S-\overline{WE}$  going high, the outputs remain in high impedance state.


www.DataSheet4U.com

DataShee

et4U.com

DataSheet4U

## Write Cycle Timing Chart (S-\overline{CE}1 Controlled)



Notes:

- 1. A write occurs during the overlap of a low S- $\overline{\text{CE}}_1$ , a high CE<sub>2</sub> and a low S- $\overline{\text{WE}}$ .

  A write begins at the latest transition among S- $\overline{\text{CE}}_1$  going low, CE<sub>2</sub> going high and S- $\overline{\text{WE}}$  going low.

  A write ends at the earliest transition among S- $\overline{\text{CE}}_1$  going high, CE<sub>2</sub> going low and S- $\overline{\text{WE}}$  going high. two is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S-CE | going low or CE2 going high to the end of write.
- 3.  $t_{BW}$  is measured from the time of going low  $\overline{UB}$  or low  $\overline{LB}$  to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. t wr applies in case a write ends at S-CE 1 going high, CE2 going low or S-WE going high.

www.DataSheet4U.com


DataShee

DataSheet4U

et4U.com

LRS1B07

# Write Cycle Timing Chart (UB / LB Controlled)



Notes:

- 1. A write occurs during the overlap of a low S- $\overline{CE}_1$ , a high CE2 and a low S- $\overline{WE}$ .

  A write begins at the latest transition among S- $\overline{CE}_1$  going low, CE2 going high and S- $\overline{WE}$  going low.

  A write ends at the earliest transition among S- $\overline{CE}_1$  going high, CE2 going low and S- $\overline{WE}$  going high. two is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S-CE | going low or CE 2 going high to the end of write.
- 3. t<sub>BW</sub> is measured from the time of going low  $\overline{UB}$  or low  $\overline{LB}$  to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. t wr applies in case a write ends at S-CE 1 going high, CE2 going low or S-WE going high.
- 6. UB and LB need to make the time of start of a cycle, and an end "high" level for reservation of t As and twr.

www.DataSheet4U.com

DataSheet4U.

et4U.com

81

DataShee

#### 9.5 Data Retention Characteristics for SRAM

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$ 


Symbol	Parameter	Note	Min.	Typ.(1)	Max.	Unit	Conditions
V <sub>CCDR</sub>	Data Retention Supply voltage	2	1.5		3.1	V	$CE_2 \le 0.2V$ or $S-\overline{CE}_1 \ge V_{CC} - 0.2V$
I <sub>CCDR</sub>	Data Retention Supply current	2		2	15	μΑ	$V_{CC} = 3.0V,$ $CE_2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge V_{CC} - 0.2V$
t <sub>CDR</sub>	Chip enable setup time		0			ns	
t <sub>R</sub>	Chip enable hold time		t <sub>RC</sub>			ns	

Notes:

et4U.com

- 1. Reference value at  $T_A = 25$ °C,  $V_{CC} = 3.0$ V.
- 2. S- $\overline{\text{CE}}_1$  Š V $_{\text{CC}}$  0.2V, CE $_2$  Š V $_{\text{CC}}$  0.2V (S- $\overline{\text{CE}}_1$  controlled) or CE $_2$  £ 0.2V (CE $_2$  controlled).


# Data Retention Timing Chart (S-\overline{CE}1 Controlled) (1)



Note:

1. To control the data retention mode at S- $\overline{CE}_1$ , fix the input level of CE2 between "V CCDR and V CCDR-0.2V" or "0V and 0.2V" during the data retention mode.

## Data Retention Timing Chart (CE2 Controlled)



DataSheet4U.com

www.DataSheet4U.com

DataShee

#### 10. Notes

This product is a stacked CSP package that a 64M (x16) bit Flash Memory, a 64M (x16) bit Flash Memory, a 64M (x16) bit Smartcombo RAM and a 8M (x16) bit SRAM are assembled into.

#### -Supply Power

Maximum difference (between F/SC-V<sub>CC</sub> and S-V<sub>CC</sub>) of the voltage is less than 0.3V.

#### -Power Supply and Chip Enable of Flash Memory, Smartcombo RAM and SRAM

Two or more chips among Flash memory  $(F_1, F_2)$ , Smartcombo RAM and SRAM should not be active simultaneously. If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both  $F/SC-V_{CC}$  and  $S-V_{CC}$  are needed to be applied by the recommended supply voltage at the same time except Smartcombo RAM sleep mode and/or SRAM data retention mode.

#### -Power Up Sequence

When turning on Flash memory power supply, keep  $\overline{RST}$  low. After F/SC-V<sub>CC</sub> reaches over 2.7V, keep  $\overline{RST}$  low for more than 100 nsec.

#### -Device Decoupling

This is a 4 chips stacked CSP package. When one of the chips is active, others are in standby mode. Therefor, these power supplies should be designed very carefully.

Exclusive power supply pins for each Memory and GND pin need careful decoupling of devices. Especially, note Flash Memory, Smartcombo RAM and SRAM peak current caused by transition of control signals.

When one of the Flash Memory is in <u>busy mode</u>, (page buffer) program, block erase and full chip erase command should not be inputted to the other ( $F_1$ -CE,  $F_2$ -CE, S- $CE_1$ , S- $CE_1$ ,  $CE_2$ ).

et4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

#### 11. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands and causes undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate:

- The below describes data protection method.
  - 1. Protection of data in each block
    - Any locked block by setting its block lock bit is protected against the data alternation. When WP is low, any locked-down block by setting its block lock-down bit is protected from lock status changes.
       By using this function, areas can be defined, for example, program area (locked blocks), and data area (unlocked blocks).
    - For detailed block locking scheme, see Section 6.2, 7.2 Command Definitions for Flash Memory.
  - 2. Protection of data with  $V_{pp}$  control
    - When the level of  $V_{PP}$  is lower than  $V_{PPLK}$  ( $V_{PP}$  lockout voltage), write functions to all blocks are disabled. All blocks are locked and the data in the blocks are completely protected.
  - 3. Protection of data with  $\overline{RST}$ 
    - Especially during power transitions such as power-up and power-down, the flash memory enters reset mode by bringing RST to low, which inhibits write operation to all blocks.
    - For detailed description on RST control, see Section 6.6.6, 7.6.6 AC Electrical Characteristics for Flash Memory, Reset Operations.

DataSheet4U.com

■ Protection against noises on F-WE signal

To prevent the recognition of false commands as write commands, system designer should consider the method for reducing noises on  $F-\overline{WE}$  signal.

DataShe

DataSheet4U.com www.DataSheet4U.com

et4U.com



#### 12. Design Considerations

#### 1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory, Smartcombo RAM and SRAM power switching characteristics, each device should have a  $0.1\mu F$  ceramic capacitor connected between F/SC-V<sub>CC</sub> and GND, between V<sub>PP</sub> and GND and between S-V<sub>CC</sub> and GND.

Low inductance capacitors should be placed as close as possible to package leads.

#### 2. V<sub>PP</sub> Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the  $V_{PP}$  Power Supply trace. Use similar trace widths and layout considerations given to the  $F/SC-V_{CC}$  power bus.

#### 3. The Inhibition of Overwrite Operation

Please do not execute reprograming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprograming "0" to the data which has been programed "1".

- •Program "0" for the bit in which you want to change data from "1" to "0".
- •Program "1" for the bit which has already been programed "0".

For example, changing data from "1011110 H01111010" to "1010110110111110" requires "11101111111111110" programing.

# 4. Power Supply

Block erase, full chip erase, (page buffer) program with an invalid  $V_{PP}$  (See Chapter 6.5, 7.5 DC Electrical Characteristics for Flash Memory) produce spurious results and should not be attempted.

Device operations at invalid F/SC-V<sub>CC</sub> voltage (See Chapter 6.5, 7.5 DC Electrical Characteristics for Flash Memory) produce spurious results and should not be attempted.

## 13. Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM00701	LH28F320BF, LH28F640BF, LH28F128BF Series Appendix

#### Note:

et4U.com


1. International customers should contact their local SHARP or distribution sales offices.

DataSheet4U.com www.DataSheet4U.com

DataShee

85

et4U



DataSheet4U.com

She

## LRS1B07 Flash MEMORY ERRATA

# 1. AC Characteristics

# **PROBLEM**

The table below summarizes the AC characteristics.

AC Characteristics - Write Operations

# $V_{CC}=2.7V-3.1V$

Page	Symbol	Parameter	Min.	Max.	Unit	
22, 43	t <sub>AVAV</sub>	Write Cycle Time		75		ns
22, 43	t <sub>WLWH</sub> (t <sub>ELEH</sub> )	F-WE (F-CE) Pulse Width	t <sub>AVAV</sub> =75ns	50		ns
22, 43	$t_{AVWH} (t_{AVEH})$	Address Setup to F-WE (F-CE) Going High		50		ns
22, 43	$t_{WHWL} (t_{EHEL})$	F-WE (F-CE) Pulse Width High	25		ns	

et4U.com

# DataShee

# **WORKAROUND**

System designers should consider these specifications.

# **STATUS**

This is intended to be fixed in future devices.

DataSheet4U.com


www.DataSheet4U.com

DataShee

#### A-1 RECOMMENDED OPERATING CONDITIONS

#### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



\*1 To prevent the unwanted writes, system designers should consider the design, which applies V pp to 0V during read operations and V  $_{CCWH1/2}$  ( $V_{PPH1/2}$ ) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t<sub>VR</sub>, t<sub>F</sub>, in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

www.Data\$heet4U.com DataSheet4U.c

Rev. 1.10

et4U.com



# A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
$t_{VR}$	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time	1, 2		1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

## NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.

et4U.com

DataSheet4U.com

DataShee

DataSheet4U.com www.Data\$heet4U.com



et4U.com

DataSheet4U.com

## A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

www.Data\$heet4U.com

DataShee

Rev. 1.10

# A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit

## NOTE:

1. International customers should contact their local SHARP or distribution sales office.

et4U.com

DataSheet4U.com

DataShee

DataSheet4U.com www.Data\$heet4U.com

DataShee

## B-1 POWER UP SEQUENCE OF Smartcombo RAM


When turning on Smartcombo RAM power supply, the following sequence is needed.


### B-1.1 Sequence of Smartcombo RAM Power Supply

- (1) Supply power.
- (2) Keep S-CE<sub>2</sub> low longer than or equal to 50µs. (See NOTES \*1)
- (3) Keep S- $\overline{\text{CE}}_1$  and S-CE<sub>2</sub> high longer than or equal to 200 $\mu$ s. (See NOTES \*2 )
- (4) End of Initialization.

By executing above (1) to (4), the initialization of chip inside and the power occurred inside become stable.

<Example of the actual connection>





#### NOTES:

- \*1) Connect System Reset signal to S-CE<sub>2</sub> and hold S-CE<sub>2</sub> low longer than or equal to 50µs.
- \*2) By adding "200 $\mu$ s Wait Routine" (S- $\overline{\text{CE}}_1$  and S-CE<sub>2</sub> high) in the software, delay the first access to Smartcombo RAM longer than or equal to 200 $\mu$ s.

When giving compatibility with the other type of Smartcombo RAM, 200µs must be changed to 300µs.

www.DataSheet4U.com

et4U.com

#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



#### **NORTH AMERICA**

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

#### **TAIWAN**

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

#### **CHINA**

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:** No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

#### **EUROPE**

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

#### **SINGAPORE**

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

DataSheet4U.com

#### HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building

Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

#### **JAPAN**

**SHARP Corporation** Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

#### **KOREA**

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819

www.DataSheet4U.com DataSheet4U.com