















LP8758-E0

SNVSAC6B-JANUARY 2016-REVISED JUNE 2018

# LP8758-E0 Four-Output Synchronous Step-Down DC-DC Converter


#### **Features**

- Fully Integrated Quad Buck, up to 4-A Programmable Maximum Output Current Per **Buck** 
  - Auto PWM-PFM and Forced-PWM Operations
  - Programmable Output Voltage Slew Rate From 30 mV/µs to 0.5 mV/µs
  - Input Voltage Range: 2.5 V to 5.5 V
  - V<sub>OUT</sub> Range: 0.5 V to 3.36 V with DVS
- Programmable Start-Up and Shutdown Sequencing With Enable Signal
- I<sup>2</sup>C-Compatible Interface That Supports Standard (100 kHz), Fast (400 kHz), Fast+ (1 MHz), and High-Speed (3.4 MHz) Modes
- Interrupt Function with Programmable Masking
- Load Current Measurement
- Output Short-Circuit and Overload Protection
- Spread-Spectrum Mode for EMI Reduction
- The Four Buck Cores Operate 90° out of Phase Thereby Reducing Input Ripple Current
- Overtemperature Warning and Protection
- Undervoltage Lockout (UVLO)

## **Applications**

- Smart Phones, eBooks, and Tablets
- Network Processor Cards (NPCs), Wireless and **DSL Modems**
- Solid State Drives
- **Gaming Devices**

### Simplified Schematic



### 3 Description

The LP8758-E0 device is designed to meet power management requirements for low-power processors in mobile phones, network cards, and similar applications. The device contains four step-down DC-DC converter cores, providing four output voltage rails. The device is controlled by an I<sup>2</sup>C-compatible serial interface.

The automatic PWM-PFM (AUTO mode) operation maximizes efficiency over a wide output-current range.

The LP8758-E0 supports programmable start-up and shutdown sequencing synchronized to hardware Enable input signal.


protection features include short-circuit protection, current limits, input supply UVLO, and and shutdown functions. temperature warning Several error flags are provided for status information of the device. In addition, the LP8758-E0 device supports load current measurement without the addition of external current sense resistors. During start-up and voltage change, the device controls the output slew rate to minimize output voltage overshoot and the inrush current.

Table 1. Device Information<sup>(1)</sup>

PART NUMBER	DEFAULT OUT	PUT VOLTAGE
LP8758-E0	V <sub>OUT0</sub>	1000 mV
	V <sub>OUT1</sub>	2500 mV
	V <sub>OUT2</sub>	1200 mV
	V <sub>OUT3</sub>	1800 mV

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Efficiency vs Output Current**



V<sub>OUT</sub> settings = 1.8 V and 2.5 V



### **Table of Contents**

1	Features 1		7.5 Programming	23
2	Applications 1		7.6 Register Maps	26
3	Description 1	8	Application and Implementation	43
4	Revision History2		8.1 Application Information	43
5	Pin Configuration and Functions		8.2 Typical Application	43
6	Specifications5	9	Power Supply Recommendations	<b>5</b> 0
•	6.1 Absolute Maximum Ratings	10	Layout	51
	6.2 ESD Ratings		10.1 Layout Guidelines	51
	6.3 Recommended Operating Conditions		10.2 Layout Example	<b>52</b>
	6.4 Thermal Information	11	Device and Documentation Support	53
	6.5 Electrical Characteristics		11.1 Device Support	53
	6.6 I <sup>2</sup> C Serial Bus Timing Requirements		11.2 Documentation Support	53
	6.7 Switching Characteristics		11.3 Receiving Notification of Documentation Updates	53
	6.8 Typical Characteristics 11		11.4 Community Resources	53
7	Detailed Description 12		11.5 Trademarks	53
•	7.1 Overview		11.6 Electrostatic Discharge Caution	53
	7.2 Functional Block Diagram		11.7 Glossary	53
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	
	7.4 Device Functional Modes		Information	53

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision A (January 2016) to Revision B

Page

Changed NRST MIN value from "1.65 V" to "0 V"; and NRST and ENx, SDA, SCL, nINT MAX values in Recommended Operating Conditions from "1.95 V" to "3.3 V", changed back to 1.65 V and separated I2C max bus 



### 5 Pin Configuration and Functions

YFF Package

YFF Package 35-Pin DSBGA 35-Pin DSBGA **Top View Bottom View** PGND\ VIN sw sw VIN \ G \_B23 , \_B3 , VIN sw PGND sw VIN \_B2 \_B2 \_B3 G \_B3 \_B3 \_B23 \_B2 \_B2 VIN sw PGND\ sw VIN \ F \_B3 VIN sw PGND sw VIN \_B23 ,<sup>J</sup> \_B2 \_B2 \_B3 F **B**3 \_B3 B23 \_B2 \_B2 PGND\ FΒ FΒ ( VANA ) ( SCL Е FΒ PGND FΒ \_B23 ; \_B2 \_B3 Ε SCL \_B3 B23 \_B2 AGN \ ( NRST ) EN2 ( nINT ) D SDA AGN D D NRST nINT EN2 SDA D FΒ PGND\ FΒ ( SGND ) EN1 С FΒ PGND FΒ \_B0 \_B01 , \_B1 . С SGND EN1 В1 \_B0 \_B01 VIN SW PGND\ SW VIN В SW \_B1 VIN \_B0 PGND VIN sw \_B01 / \_B0 \_B0 \_B1 .<sup>/</sup> B1 В B1 \_B0 B01 | VIN VIN \ SW PGND\ SW VIN \_B0 PGND \_B1 \_B1 VIN SW SW \_B0 \_B01 \_B0 Α \_B1 \_B1 \_B01 \_B0 2 5 4 3 1 2 3 4 5 1



#### **Pin Functions**

1	PIN	TYPE	DESCRIPTION
NUMBER	NAME	ITPE	DESCRIPTION
A1, B1	VIN_B1	Р	Input for Buck1. The separate power pins VIN_Bx are not connected together internally – VIN_Bx pins must be connected together in the application and be locally bypassed.
A2, B2	SW_B1	Α	Buck1 switch node.
A3, B3, C3	PGND_B01	G	Power Ground for Buck0 and Buck1.
A4, B4	SW_B0	Α	Buck0 switch node.
A5, B5	VIN_B0	Р	Input for Buck0. The separate power pins VIN_Bx are not connected together internally – VIN_Bx pins must be connected together in the application and be locally bypassed.
C1	SGND	G	Substrate Ground.
C2	FB_B1	Α	Output voltage feedback for Buck1.
C4	FB_B0	Α	Output voltage feedback for Buck0.
C5	EN1	D/I	Programmable Enable signal for Buck converter core(s). Can be also configured to switch between two output voltage levels.
D1	AGND	G	Ground.
D2	nINT	D/O	Open-drain interrupt output. Active LOW.
D3	EN2	D/I	Programmable Enable signal for Buck converter core(s). Can be also configured to switch between two output voltage levels.
D4	NRST	D/I	Reset signal for the device. Can be also used to enable the regulator.
D5	SDA	D/I/O	Serial interface data input and output for system access. Connect a pullup resistor.
E1	VANA	Р	Supply voltage for Analog and Digital blocks.
E2	FB_B3	Α	Output voltage feedback for Buck3.
E4	FB_B2	Α	Output voltage feedback for Buck2.
E5	SCL	D/I	Serial interface clock input for system access. Connect a pullup resistor.
F1, G1	VIN_B3	Р	Input for Buck3. The separate power pins VIN_Bx are not connected together internally – VIN_Bx pins must be connected together in the application and be locally bypassed.
F2, G2	SW_B3	Α	Buck3 switch node.
E3, F3, G3	PGND_B23	G	Power Ground for Buck2 and Buck3.
F4, G4	SW_B2	Α	Buck2 switch node.
F5, G5	VIN_B2	Р	Input for Buck2. The separate power pins VIN_Bx are not connected together internally - VIN_Bx pins must be connected together in the application and be locally bypassed.
A: Analog Pin	, D: Digital Pin, G	: Ground	Pin, P: Power Pin, I: Input Pin, O: Output Pin

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
INPUT VOLTAGE				
VIN_Bx, VANA	Voltage on power connections	-0.3	6	V
SW_Bx	Voltage on buck switch nodes	-0.3	(VIN_Bx + 0.3 V) with 6 V maximum	V
FB_Bx	Voltage on buck voltage sense nodes	-0.3	(VANA + 0.3 V) with 6 V maximum	V
NRST	Voltage on NRST input	-0.3	3.6	V
ENx, SDA, SCL, nINT	Voltage on logic pins (input or output pins)	-0.3	3.6	
CURRENT				
VIN_Bx, SW_Bx, PGND_Bx	Current on power pins (average current over 100k hour lifetime, T <sub>J</sub> = 125°C)		0.62	A/pin
TEMPERATURE				
T <sub>J-MAX</sub>	Junction temperature	-40	150	°C
Maximum lead temperato	ure (soldering, 10 seconds) <sup>(3)</sup>		260	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
.,	Floatrootatio diacharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
INPUT VOLTAGE			,	
VIN_Bx, VANA	Voltage on power connections	2.5	5.5	V
NRST	Voltage on NRST	0	VANA with 3.6 V maximum	V
ENx, nINT	Voltage on logic pins (input or output pins)	0	VANA with 3.6 V maximum	V
SCL, SDA	Voltage on I <sup>2</sup> C interface, standard (100 kHz), fast (400 khz), fast+ (1 MHz), and high-speed (3.4 MHz) modes	0	1.95	V
SCL, SDA	Voltage on I <sup>2</sup> C interface, standard (100 kHz), fast (400 kHz), and fast+ (1 MHz) modes	0	VANA with 3.6 V maximum	V
TEMPERATURE				
T <sub>J</sub>	Junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	85	°C

<sup>(2)</sup> All voltage values are with respect to network ground.

<sup>(3)</sup> For detailed soldering specifications and information, please refer to DSBGA Wafer Level Chip Scale Package.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

		LP8758	
	THERMAL METRIC <sup>(1)</sup>	YFF (DSBGA)	UNIT
		35 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	56.1	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	0.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.4	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

Limits apply over the junction temperature range  $-40^{\circ}\text{C} \le T_{\text{J}} \le +125^{\circ}\text{C}$ , specified  $V_{(VANA)}$ ,  $V_{\text{IN}}$ ,  $V_{(NRST)}$ ,  $V_{\text{OUT}}$  and  $I_{\text{OUT}}$  range, unless otherwise noted. Typical values are at  $T_{\text{J}} = 25^{\circ}\text{C}$ ,  $f_{\text{SW}} = 3$  MHz,  $V_{(VANA)} = V_{\text{IN}} = 3.7$  V and  $V_{\text{OUT}} = 1$  V, unless otherwise noted. (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERN	AL COMPONENTS					
C <sub>IN</sub>	Input filtering capacitance	Connected from VIN_Bx to PGND_Bx	1.9	10		μF
C <sub>OUT</sub>	Output filtering capacitance, local	Capacitance per output voltage rail	10	22		μF
C <sub>OUT</sub> -	Output capacitance, total (local and remote)	Total output capacitance			50	μF
ESR <sub>C</sub>	Input and output capacitor ESR	[1-10] MHz		2	10	mΩ
L	Inductor	Inductance of the inductor		0.47		μΗ
L	muuctoi	inductance of the inductor	-30%		30%	
DCRL	Inductor DCR	TDK, VLS252010HBX-R47M		29		$m\Omega$
<b>BUCK RI</b>	EGULATORS					
V <sub>IN</sub>	Input voltage range	Voltage between VIN_Bx and ground terminals. VANA must be connected to the same supply as VIN_Bx.	2.5	3.7	5.5	V
		Programmable voltage range	0.5	1	3.36	V
V	0	Step size, 0.5 V ≤ V <sub>OUT</sub> < 0.73 V		10		
V <sub>OUT</sub>	Output voltage	Step size, 0.73 V ≤ V <sub>OUT</sub> < 1.4 V		5		mV
		Step size, 1.4 V ≤ V <sub>OUT</sub> ≤ 3.36 V		20		
		Output current, V <sub>IN</sub> ≤ 3 V			3(3)	
I <sub>OUT</sub>	Output current	Output current, V <sub>IN</sub> > 3 V, V <sub>OUT</sub> ≤ 2 V			4 <sup>(3)</sup>	Α
		Output current, V <sub>IN</sub> > 3 V, V <sub>OUT</sub> > 2 V			3.5 <sup>(3)</sup>	
	Dropout voltage	$V_{IN} - V_{OUT}$	0.7			V
	DC output voltage accuracy, includes voltage	Force PWM mode	min (-2%, -20 mV)		max (2%, 20 mV)	
	reference, DC load and line regulations, process and temperature	PFM mode, the average output voltage level is increased by max. 20 mV	min (–2%, –20 mV)		max ( 2%, mV) + 20 mV	
	Ripple	PWM mode, L = $0.47 \mu H$		10		m\/
	ιτιρρίε	PFM mode, L = 0.47 µH		20		mV <sub>p-p</sub>
$DC_{LNR}$	DC line regulation	I <sub>OUT</sub> = 1 A		±0.05		%/V

<sup>(1)</sup> All voltage values are with respect to network ground.

<sup>(2)</sup> Minimum (MIN) and maximum (MAX) limits are specified by design, test, or statistical analysis. Typical (TYP) numbers are not verified, but do represent the most likely norm.

<sup>(3)</sup> The maximum output current can be limited by the forward current limit, I<sub>LIM FWD</sub>. The maximum output current is available with 5-A forward current limit setting.



### **Electrical Characteristics (continued)**

Limits apply over the junction temperature range  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$ , specified  $V_{\text{(VANA)}}$ ,  $V_{\text{IN}}$ ,  $V_{\text{(NRST)}}$ ,  $V_{\text{OUT}}$  and  $I_{\text{OUT}}$  range, unless otherwise noted. Typical values are at  $T_{\text{J}} = 25^{\circ}\text{C}$ ,  $f_{\text{SW}} = 3$  MHz,  $V_{\text{(VANA)}} = V_{\text{IN}} = 3.7$  V and  $V_{\text{OUT}} = 1$  V, unless otherwise noted. (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC <sub>LDR</sub>	DC load regulation in PWM mode	I <sub>OUT</sub> from 0 to I <sub>OUT(max)</sub>		0.3%		
T <sub>LDSR</sub>	Transient load step response	$I_{OUT}$ = 0 A to 2 A, $T_R$ = $T_F$ = 400 ns, PWM mode, $C_{OUT}$ = 44 $\mu$ F, L = 0.47 $\mu$ H		±55		mV
T <sub>LNSR</sub>	Transient line response	$V_{IN}$ stepping 3.3 V $\leftrightarrow$ 3.8 V, $T_R = T_F = 10$ $\mu s$ , $I_{OUT} = I_{OUT(max)}$		±15		mV
		Programmable range	2.5		5	۸
ı	Forward current limit (peak for every switching cycle),	Step size		0.5		Α
LIM FWD	per phase	Accuracy, 3 V $\leq$ V <sub>IN</sub> $\leq$ 5.5 V, I <sub>LIM FWD</sub> = 5 A	-5%	7.5%	20%	
		Accuracy, 2.5 V ≤ V <sub>IN</sub> ≤ 3 V, I <sub>LIM FWD</sub> = 5 A	-20%	7.5%	20%	
I <sub>LIM NEG</sub>	Negative current limit		1.6	2	2.4	Α
R <sub>DS(ON)</sub> HS FET	On-resistance, high-side FET	Between VIN_Bx and SW_Bx pins (I = 1 A)		40	90	mΩ
R <sub>DS(ON)</sub> LS	On-resistance, low-side FET	Between SW_Bx and PGND_Bx pins (I = 1 A)		33	50	mΩ
	Overshoot during start-up	Slew-rate = 10 mV/µs		< 50		mV
I <sub>PFM-PWM</sub>	PFM-to-PWM switch - current threshold <sup>(4)</sup>			600		mA
I <sub>PWM-PFM</sub>	PWM-to-PFM switch - current threshold <sup>(4)</sup>			240		mA
	Output pulldown resistance	Regulator disabled	150	250	350	Ω
	Powergood threshold for interrupt BUCKx_INT(BUCKx_SC_I	Rising ramp voltage, enable or voltage change	-23	-17	-10	mV
	NT), difference from final voltage	Falling ramp, voltage change	10	17	23	111 V
	Powergood threshold for status signal BUCKx_STAT(BUCKx_PG _STAT)	During operation, status signal is forced to 0 during voltage change	-23	-17	-10	mV
PROTECTION	ON FEATURES					
		Temperature rising, CONFIG(TDIE_WARN_LEVEL) = 0		125		
	Thermal warning	Temperature rising, CONFIG(TDIE_WARN_LEVEL) = 1		105		°C
		Hysteresis		15		
	Thormal abutdows	Temperature rising		150		°C
	Thermal shutdown	Hysteresis		15		-0
./^ \ \ \	VANA undangelte en lant ent	Voltage falling	2.3	2.4	2.5	V
VANA <sub>UVLO</sub>	VANA undervoltage lockout	Hysteresis		50		mV
LOAD CUR	RENT MEASUREMENT					
	Current measurement range	Maximum code		20.46		А
	Resolution	LSB		20		mA
	Measurement accuracy	I <sub>OUT</sub> ≥ 1 A		< 10%		
CURRENT	CONSUMPTION	· · · · · · · · · · · · · · · · · · ·				
	Shutdown current consumption	V <sub>(NRST)</sub> = 0 V		1		μΑ

<sup>(4)</sup> The final PFM-to-PWM and PWM-to-PFM switchover current varies slightly and is dependant on the output voltage, input voltage and the magnitude of inductor's ripple current.



### **Electrical Characteristics (continued)**

Limits apply over the junction temperature range  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$ , specified  $\text{V}_{(\text{VANA})}, \text{V}_{\text{IN}}$ ,  $\text{V}_{(\text{NRST})}, \text{V}_{\text{OUT}}$  and  $\text{I}_{\text{OUT}}$  range, unless otherwise noted. Typical values are at  $\text{T}_{\text{J}} = 25^{\circ}\text{C}$ ,  $f_{\text{SW}} = 3 \text{ MHz}$ ,  $\text{V}_{(\text{VANA})} = \text{V}_{\text{IN}} = 3.7 \text{ V}$  and  $\text{V}_{\text{OUT}} = 1 \text{ V}$ , unless otherwise noted.  $^{(1)(2)}$ 

Standby current consumption, converter cores disabled  Active current consumption during PFM operation, one converter core enabled  V(NRST) = 1.8 V  V(NRST) = 1.8 V, I <sub>OUT</sub> = 0 mA, not switching		6		
during PFM operation, one $V_{(NRST)} = 1.8 \text{ V}$ , $I_{OUT} = 0 \text{ mA}$ , not switching				μΑ
3333		55		μΑ
Active current consumption during PWM operation, per converter core $V_{(NRST)} = 1.8 \text{ V}, I_{OUT} = 0 \text{ mA}, L = 0.47 \mu\text{H}$		14.5		mA
DIGITAL INPUT SIGNALS NRST, ENx, SCL, SDA				
V <sub>IL</sub> Input low level			0.4	V
V <sub>IH</sub> Input high level	1.2			V
V <sub>HYS</sub> Hysteresis of Schmitt trigger inputs (SCL, SDA)	10	80	160	mV
ENx pulldown resistance ENx_PD = 1	350	500	720	kΩ
NRST pulldown resistance Always present	800	1200	1700	kΩ
DIGITAL OUTPUT SIGNALS nINT, SDA			·	
V <sub>OL</sub> Output low level I <sub>SOURCE</sub> = 2 mA,			0.4	V
R <sub>P</sub> External pullup resistor for nINT To VIO Supply		10		kΩ
ALL DIGITAL INPUTS				
I <sub>LEAK</sub> Input current All logic inputs over pin voltage range	-1		1	μΑ

# 6.6 I<sup>2</sup>C Serial Bus Timing Requirements

See (1)(2)

			MIN	MAX	UNIT
		Standard mode		100	kHz
$f_{\sf SCL}$		Fast mode		400	kHz
	Serial clock frequency	Fast mode +		1	MHz
		High-speed mode, C <sub>b</sub> = 100 pF		3.4	MHz
		High-speed mode, C <sub>b</sub> = 400 pF		1.7	MHz
t <sub>LOW</sub>		Standard mode	4.7		
		Fast mode	1.3		μs
	SCL low time	Fast mode +	0.5		
		High-speed mode, C <sub>b</sub> = 100 pF	160		20
		High-speed mode, C <sub>b</sub> = 400 pF	320		ns
		Standard mode	4		
		Fast mode	0.6		μs
t <sub>HIGH</sub>	SCL high time	Fast mode +	0.26		
		High-speed mode, C <sub>b</sub> = 100 pF	60		
		High-speed mode, C <sub>b</sub> = 400 pF	120		ns
		Standard mode	250		
	Data actus tima	Fast mode	100		20
SU;DAT	Data setup time	Fast mode +	50		ns
		High-speed mode	10		

Product Folder Links: LP8758-E0

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated

<sup>(1)</sup> See Figure 1 for timing diagram.

<sup>(2)</sup>  $C_b$  refers to the capacitance of one bus line.  $C_b$  is expressed in pF units.



# I<sup>2</sup>C Serial Bus Timing Requirements (continued)

See<sup>(1)(2)</sup>

			MIN MAX	UNI
		Standard mode	0 3.45	
		Fast mode	0 0.9	μs
HD;DAT	Data hold time	Fast mode +	0	
		High-speed mode, C <sub>b</sub> = 100 pF	0 70	
		High-speed mode, C <sub>b</sub> = 400 pF	0 150	ns
		Standard mode	4.7	
	Setup time for a start or a	Fast mode	0.6	μs
SU;STA	repeated start condition	Fast mode +	0.26	
		High-speed mode	160	ns
		Standard mode	4	
	Hold time for a start or a	Fast mode	0.6	μs
HD;STA	repeated start condition	Fast mode +	0.26	
		High-speed mode	160	ns
		Standard mode	4.7	
BUF	Bus free time between a stop and start condition	Fast mode	1.3	μs
	and start condition	Fast mode +	0.5	
		Standard mode	4	
t <sub>SU;STO</sub>		Fast mode	0.6	μs
	Setup time for a stop condition	Fast mode +	0.26	
		High-speed mode	160	ns
	Rise time of SDA signal	Standard mode	1000	
		Fast mode	300	
rDA		Fast mode +	120	ns
		High-speed mode, C <sub>b</sub> = 100 pF	80	
		High-speed mode, C <sub>b</sub> = 400 pF	160	
		Standard mode	250	
		Fast mode	250	
DΑ	Fall time of SDA signal	Fast mode +	120	ns
		High-speed mode, C <sub>b</sub> = 100 pF	80	
		High-speed mode, C <sub>b</sub> = 400 pF	160	
		Standard mode	1000	
		Fast mode	300	
rCL	Rise time of SCL signal	Fast mode +	120	ns
		High-speed Mode, C <sub>b</sub> = 100 pF	40	
		High-speed Mode, C <sub>b</sub> = 400 pF	80	
		Standard mode	1000	
	Rise time of SCL signal after a	Fast mode	300	
CL1	repeated start condition and	Fast mode +	120	ns
	after an acknowledge bit	High-speed mode, C <sub>b</sub> = 100 pF	80	
		High-speed mode, C <sub>b</sub> = 400 pF	160	
		Standard mode	300	
		Fast mode	300	
fCL	Fall time of a SCL signal	Fast mode +	120	ns
		High-speed mode, C <sub>b</sub> = 100 pF	40	
		High-speed mode, C <sub>b</sub> = 400 pF	80	



### I<sup>2</sup>C Serial Bus Timing Requirements (continued)

See<sup>(1)(2)</sup>

			MIN MAX	UNIT
C <sub>b</sub>	Capacitive load for each bus line (SCL and SDA)		400	pF
	Pulse width of spike	Fast mode, fast mode +	50	
t <sub>SP</sub>	suppressed in SCL and SDA lines (spikes that are less than the indicated width are suppressed)	High-speed mode	10	ns

### 6.7 Switching Characteristics

Limits apply over the junction temperature range  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$ , specified  $\text{V}_{(\text{VANA})}, \text{V}_{\text{IN}}, \text{V}_{(\text{NRST})}, \text{V}_{\text{OUT}}$  and  $\text{I}_{\text{OUT}}$  range, unless otherwise noted. Typical values are at  $\text{T}_{\text{J}} = 25^{\circ}\text{C}$ ,  $f_{\text{SW}} = 3 \text{ MHz}$ ,  $\text{V}_{(\text{VANA})} = \text{V}_{\text{IN}} = 3.7 \text{ V}$  and  $\text{V}_{\text{OUT}} = 1 \text{ V}$ , unless otherwise noted. (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
£	Switching frequency, PWM	V <sub>OUT</sub> ≥ 0.6 V	2.7	3	3.3	MHz	
$f_{\sf SW}$	mode	V <sub>OUT</sub> < 0.6 V	1.8	2	2.2	IVI□Z	
	Start-up time (soft start)	From ENx to $V_{OUT}$ = 0.225 V (slew-rate control begins), $C_{OUT\text{-}TOTAL}$ = 44 $\mu F$ , no load		110		μs	
		SLEW_RATEx[2:0] = 000, V <sub>OUT</sub> ≥ 0.5 V	-15%	30	15%		
		SLEW_RATEx[2:0] = 001, V <sub>OUT</sub> ≥ 0.5 V	-15%	15	15%		
		SLEW_RATEx[2:0] = 010, V <sub>OUT</sub> ≥ 0.5 V	-15%	10	15%	mV/μs	
	Output valtage alow rate (2)	SLEW_RATEx[2:0] = 011, V <sub>OUT</sub> ≥ 0.5 V	-15%	7.5	15%		
	Output voltage slew-rate (2)	SLEW_RATEx[2:0] = 100, V <sub>OUT</sub> ≥ 0.5 V	-15%	3.8	15%		
		SLEW_RATEx[2:0] = 101, V <sub>OUT</sub> ≥ 0.5 V	-15%	1.9	15%		
		SLEW_RATEx[2:0] = 110, V <sub>OUT</sub> ≥ 0.5 V	-15%	0.94	15%		
		SLEW_RATEx[2:0] = 111, V <sub>OUT</sub> ≥ 0.5 V	-15%	0.4	15%		
	Load current measurement	PFM mode (automatically changing to PWM mode for the measurement)		50		μs	
	time	PWM mode		4		· 	

- (1) Minimum (MIN) and maximum (MAX) limits are specified by design, test, or statistical analysis. Typical (TYP) numbers are not verified, but do represent the most likely norm.
- (2) Specified by design without testing. The slew-rate can be limited by the current limit (forward or negative current limit), output capacitance, and load current.




Figure 1. I<sup>2</sup>C Timing

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



### 6.8 Typical Characteristics

Unless otherwise specified:  $T_A = 25$ °C,  $V_{IN} = 3.7$  V,  $f_{SW} = 3$  MHz, L = 470 nH




Figure 5. PWM Mode Current Consumption vs Input Voltage — One Output Enable

Voltage —One Output Enabled



### 7 Detailed Description

#### 7.1 Overview

The LP8758-xx devices are a family of configurable step-down DC-DC converters with four converter cores. The LP8758-xx devices are ideally suited for systems powered from 2.5-V to 5.5-V supply voltage. In LP8758-E0 the cores are configured for a four single-phase configuration. The LP8758-E0 is well suited for space-constrained applications where high efficiency is required at low output voltages. Typical applications include network interface cards, modem cards, smart phones and mobile devices, solid-state drives (SSDs), systems-on-a-chip (SoCs), ASICs, and low power processors.

There are two modes of operation for the converter cores, depending on the output current required: pulse-width modulation (PWM) and pulse-frequency modulation (PFM). The cores operate in PWM mode at high load currents of approximately 400 mA or higher. Lighter output current loads cause the converter cores to automatically switch into PFM mode for reduced current consumption and a longer battery life when forced PWM mode is disabled. Additional features include soft-start, undervoltage lockout, overload protection, thermal warning, and thermal shutdown.

#### 7.1.1 Buck Information

The LP8758-E0 has four integrated high-efficiency buck converter cores. The cores are designed for flexibility; most of the functions are programmable, thus giving a possibility to optimize the regulator operation for each application.

#### 7.1.1.1 Operating Modes

- OFF: Output is isolated from the input voltage rail in this mode. Output has an optional pulldown resistor.
- PWM: Converter operates in buck configuration with fixed switching frequency.
- PFM: Converter switches only when output voltage decreases below programmed threshold. Inductor current is discontinuous.

#### 7.1.1.2 Programmability

The following parameters can be programmed via registers:


- Output voltage
- Forced PWM operation
- Switch current limit
- Output voltage slew rate
- Enable and disable delays

#### 7.1.1.3 Features

- Dynamic voltage scaling (DVS) support with programmable slew-rate
- Automatic mode control based on the loading
- · Synchronous rectification
- Current mode loop with PI compensator
- Optional spread spectrum technique to reduce EMI
- · Soft start
- · Power-good flag with maskable interrupt
- Phase control for optimized EMI: The four cores operate 90° out of phase thereby reducing input ripple current
- Average output current sensing (for PFM entry and load current measurement)
- Voltage sensing from point of the load



### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Overview

A block diagram of a single core is shown in Figure 6.

Interleaving switching action of the converters is illustrated in Figure 7. The LP8758-E0 regulator switches each core 90° apart, reducing input ripple current.

Copyright © 2016–2018, Texas Instruments Incorporated

Submit Documentation Feedback



### **Feature Description (continued)**




Figure 6. Detailed Block Diagram Showing One Core




Figure 7. PWM Timings and Inductor Current Waveforms (1)

(1) Graph is not in scale and is for illustrative purposes only.



#### **Feature Description (continued)**

#### 7.3.1.1 Transition between PWM and PFM Modes


The LP8758-E0 converter cores operate in PWM mode at load current of about 400 mA or higher. At lighter load current levels the cores automatically switches into PFM mode for reduced current consumption when Forced PWM mode is disabled (AUTO mode operation). By combining the PFM and the PWM modes a high efficiency is achieved over a wide output-load current range.

#### 7.3.1.2 Buck Converter Load Current Measurement

Buck load current can be monitored via I<sup>2</sup>C registers. The monitored buck converter core is selected with the SEL\_I\_LOAD\_LOAD\_CURRENT\_BUCK\_SELECT[1:0] register bits. A write to this selection register starts a current measurement sequence. The measurement sequence is typically 50 µs long. The LP8758-E0 device can be configured to give out an interrupt INT\_TOP.I\_LOAD\_READY after the load current measurement sequence is finished. Load current measurement interrupt can be masked with TOP\_MASK.I\_LOAD\_READY\_MASK bit. The measurement result can be read from registers I\_LOAD\_1 and I\_LOAD\_2. Register I\_LOAD\_1 bits BUCK\_LOAD\_CURRENT[7:0] give out the LSB bits and register I\_LOAD\_2 bits BUCK\_LOAD\_CURRENT[9:8] the MSB bits. The measurement result BUCK\_LOAD\_CURRENT[9:0] LSB is 20 mA, and maximum value of the measurement is 20.46 A.

#### 7.3.1.3 Spread-Spectrum Mode

Systems with periodic switching signals may generate a large amount of switching noise in a set of narrowband frequencies (the switching frequency and its harmonics). The usual solution to reduce noise coupling is to add EMI-filters and shields to the boards. The register-selectable spread-spectrum mode of the device minimizes the need for output filters, ferrite beads, or chokes. In spread-spectrum mode, the switching frequency varies randomly by ±5% about the center frequency, reducing the EMI emissions radiated by the converter and associated passive components and PCB traces (see Figure 8). This feature is enabled with the CONFIG.EN SPREAD SPEC bit, and it affects all the buck converter cores.



Where a fixed frequency converter exhibits large amounts of spectral energy at the switching frequency, the spread spectrum architecture of the v spreads that energy over a large bandwidth.

Figure 8. Spread-Spectrum Modulation

### 7.3.2 Power-Up

The power-up sequence for the LP8758-E0 is as follows:

- VANA (and VIN\_Bx) reach minimum recommended levels (V<sub>(VANA)</sub> > VANA<sub>UVLO</sub>).
- NRST is set to high level. This initiates power-on-reset (POR), OTP reading and enables the system I/O interface. The I<sup>2</sup>C host must allow at least 1.2 ms before writing or reading data to the LP8758-E0.
- The device enters STANDBY mode.
- The host can change the default register setting by I<sup>2</sup>C if needed.

Submit Documentation Feedback



### **Feature Description (continued)**

The converter core(s) can be enabled/disabled by ENx pin(s) and by I<sup>2</sup>C interface.

#### 7.3.3 Regulator Control

### 7.3.3.1 Enabling and Disabling

The buck converter cores can be enabled when the device is in STANDBY or ACTIVE state. There are two ways for enable and disable the buck converter core cores:

- Using BUCKx CTRL1.EN BUCKx register bit (when BUCKx CTRL1.EN PIN CTRLx register bit is 0).
- Using EN1/2 control pins (BUCKx\_CTRL1.EN\_BUCKx register bit is 1 and BUCKx\_CTRL1.EN\_PIN\_CTRLx register bit is 1).

If the EN1/2 control pins are used for enable and disable, the delay from the control signal rising edge to start-up is set by BUCKx\_DELAY.BUCKx\_STARTUP\_DELAY[3:0] bits and the delay from control signal falling edge to shutdown is set by BUCKx\_DELAY.BUCKx\_SHUTDOWN\_DELAY[3:0] bits. The delays are valid only for EN1/2 signal and not for control with BUCKx\_CTRL1.EN\_BUCKx bit. The delay time implemented by EN1/2 has overall +/-10% timing accuracy.

The control of the converter cores (with 0 ms delays) is shown in Table 2.

CONTROL BUCKx\_CTRL1 EN\_PIN\_CTRLx BUCKx\_CTRL1 BUCKx\_CTRL1 EN\_ROOF\_FLOORx BUCKX ROW EN\_BUCKx **EN1 PIN EN2 PIN** METHOD EN\_PIN\_SELECTX **OUTPUT VOLTAGE** Don't Care Enable/disable 0 Don't Care Don't Care Don't Care Don't Care Disabled Don't Care Don't Care Don't Care BUCKx\_VOUT.BUCKx\_VSET[7:0] 2 0 Don't Care EN BUCKx bit Enable/disable 3 1 0 0 Don't Care control with EN1 4 1 1 n 0 Hiah Don't Care BUCKx\_VOUT.BUCKx\_VSET[7:0] Enable/disable 5 1 0 Don't Care Low Disabled control with EN2 6 1 1 1 0 Don't Care High BUCKx\_VOUT.BUCKx\_VSET[7:0] BUCKx\_FLOOR\_VOUT.BUCKx\_F Roof/floor 7 1 0 Don't Care control with EN1 LOOR\_VSET[7:0] pin BUCKx\_VOUT.BUCKx\_VSET[7:0] 8 0 High Don't Care BUCKx\_FLOOR\_VOUT.BUCKx\_F Roof/floor 9 1 Don't Care Low control with EN2 High Don't Care BUCKx\_VOUT.BUCKx\_VSET[7:0]

**Table 2. Regulator Control** 

The following configuration allows the enable/disable control using ENx pin:

- BUCKx CTRL1.EN BUCKx = 1
- BUCKx\_CTRL1.EN\_PIN\_CTRLx = 1
- BUCKx CTRL1.EN ROOF FLOORx = 0
- BUCKx\_VOUT.BUCKx\_VSET[7:0] = Required voltage when ENx is high
- The enable pin for control is selected with BUCKx\_CTRL1.EN\_PIN\_SELECTx

When the ENx pin is low, Table 2 row 3 (or 5) is valid, and the converter core is disabled. By setting ENx pin high, Table 2 row 4 (or 6) is valid, and the converter core is enabled with required voltage.

If a converter core is enabled all the time, and the ENx pin controls selection between two voltage level, the following configuration is used:

- BUCKx CTRL1.EN BUCKx = 1
- BUCKx\_CTRL1.EN\_PIN\_CTRLx = 1
- BUCKx CTRL1.EN ROOF FLOORx = 1
- BUCKx\_VOUT.BUCKx\_VSET[7:0] = Required voltage when ENx is high
- The enable pin for control is selected with BUCKx\_CTRL1.EN\_PIN\_SELECTx

When the ENx pin is low, Table 2 row 7 (or 9) is valid, and the core is enabled with a voltage defined by BUCKx\_FLOOR\_VOUT.BUCKx\_FLOOR\_VSET[7:0] bits. Setting the ENx pin high, Table 2 row 8 (or 10) is valid, and the core is enabled with a voltage defined by BUCKx\_VOUT.BUCKx\_VSET[7:0] bits.



If the core is controlled by I<sup>2</sup>C writings, the BUCKx\_CTRL1.EN\_PIN\_CTRLx bit is set to 0. The enable/disable is controlled by the BUCKx\_CTRL1.EN\_BUCKx bit, and when the regulator is enabled, the output voltage is defined by the BUCKx\_VOUT.BUCKx\_VSET[7:0] bits. The Table 2 rows 1 and 2 are valid for I<sup>2</sup>C controlled operation (ENx pins are ignored).

The buck converter core is enabled by the ENx pin or by  $I^2C$  writing as shown in Figure 9. The soft-start circuit limits the in-rush current during start-up. Output voltage increase rate is around 5 mV/ $\mu$ sec during soft-start. When the output voltage rises to approximately 0.3 V, the output voltage becomes slew-rate controlled. If there is a short circuit at the output, and the output voltage does not increase above a 0.35-V level in 1 ms, the converter core is disabled, and interrupt is set. When the output voltage reaches the powergood threshold level the INT\_BUCK\_x.BUCKx\_PG\_INT interrupt flag is set. The powergood interrupt flag can be masked using BUCK\_x\_MASK.BUCKx\_PG\_MASK bit.

The ENx input pins have integrated pull-down resistors. The pull-down resistors are enabled by default and host can disable those with CONFIG.ENx\_PD bits.




Figure 9. Converter Core Enable and Disable

#### 7.3.3.2 Changing Output Voltage

The converter core's output voltage can be changed by the ENx pin (voltage levels defined by the BUCKx\_VOUT and BUCKx\_FLOOR\_VOUT registers) or by writing to the BUCKx\_VOUT and BUCKx\_FLOOR\_VOUT registers. The voltage change is always slew-rate controlled, and the slew-rate is defined by the BUCKx\_CTRL2.SLEW\_RATEx[2:0] bits. During voltage change the Forced PWM mode is used automatically. When the programmed output voltage is achieved, the mode becomes the one defined by load current, and the BUCKx\_CTRL1.BUCKx\_FPWM bit.

Submit Documentation Feedback






Figure 10. Output Voltage Change

#### 7.3.4 Device Reset Scenarios

There are three reset methods implemented on the LP8758-E0:

- Software reset with RESET.SW\_RESET register bit
- · Reset from low logic level of NRST signal
- Undervoltage lockout (UVLO) reset from VANA supply

A SW-reset occurs when RESET.SW\_RESET bit is written 1. The bit is automatically cleared after writing. This event disables all the buck converter cores immediately, resets all the register bits to the default values and OTP bits are loaded (see Figure 12). I<sup>2</sup>C interface is not reset during software reset.

If VANA supply voltage falls below UVLO threshold level or NRST signal is set low, then all the converter cores are disabled immediately, and all the register bits are reset to the default values. When the VANA supply voltage is above UVLO threshold level and NRST signal rises above threshold level an internal power-on reset (POR) occurs. OTP bits are loaded to the registers, and a start-up is initiated according to the register settings.

#### 7.3.5 Diagnosis and Protection Features

The LP8758-E0 is capable of providing three levels of protection features:

- · Warnings for diagnosis which sets interrupt;
- Protection events which are disabling converter core(s); and
- Faults which are causing the device to shutdown.

When the device detects warning or protection condition(s), the LP8758-E0 sets the flag bits indicating what protection or warning conditions have occurred, and the nINT pin is pulled low. nINT is released again after a clear of flags is complete. The nINT signal stays low until all the pending interrupts are cleared.

When a fault is detected, it is indicated by a INT\_TOP.RESET\_REG interrupt flag after next start-up.

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



#### **Table 3. Summary of Interrupt Signals**

	T				
EVENT	RESULT	INTERRUPT REGISTER AND BIT	INTERRUPT MASK	STATUS BIT	RECOVERY / INTERRUPT CLEAR
Current limit triggered (20 µs debounce)	No effect	INT_TOP.INT_BUCKx = 1 INT_BUCKx.BUCKx_ILIM_I NT = 1	BUCKx_MASK.BUCKx_ILI M_MASK	BUCKx_STAT.BUCKx_IL IM_STAT	Write 1 to INT_BUCKx.BUCKx_ILI M_INT bit Interrupt is not cleared if current limit is active
Short circuit (V <sub>OUT</sub> < 0.35 V at 1 ms after enable) or Overload (V <sub>OUT</sub> decreasing below 0.35V during operation, 1 ms debounce)	Converter core disable	INT_TOP.INT_BUCKx = 1 INT_BUCK_0_1.BUCKx_SC _INT = 1 or INT_BUCK_2_3.BUCKx_SC _INT = 1	CK_0_1.BUCKx_SC _INT = 1 or CK_2_3.BUCKx_SC		Write 1 to INT_BUCK_0_1.BUCKx_ SC_INT or to INT_BUCK_2_3.BUCKx_ SC_INTbit
Thermal Warning	No effect	INT_TOP.TDIE_WARN = 1	TOP_MASK.TDIE_WARN _MASK	TOP_STAT.TDIE_WARN _STAT	Write 1 to INT_TOP.TDIE_WARN bit Interrupt is not cleared if temperature is above thermal warning level
Thermal Shutdown	All converter cores disabled	INT_TOP.TDIE_SD = 1	N/A	TOP_STAT.TDIE_SD_S TAT	Write 1 to INT_TOP.TDIE_SD bit Interrupt is not cleared if temperature is above thermal shutdown level
Powergood, output voltage reaches the programmed value	No effect	INT_TOP.INT_BUCKx = 1 INT_BUCK_0_1.BUCKx_PG _INT = 1 or INT_BUCK_2_3.BUCKx_PG _INT = 1	BUCK_0_1_MASK.BUCKX _PG_MASK BUCK_2_3_MASK.BUCKX _PG_MASK	BUCK_0_1_STAT.BUCK x_PG_STAT BUCK_2_3_STAT.BUCK x_PG_STAT	Write 1 to INT_BUCK_0_1.BUCKx_ PG_INT bit or to INT_BUCK_2_3.BUCKx_ PG_INT bit
Load current measurement ready	No effect	INT_TOP.I_LOAD_READY = 1	TOP_MASK.I_LOAD_REA DY_MASK	N/A	Write 1 to INT_TOP.I_LOAD_REA DY bit
Start-up (NRST rising edge)	Device ready for operation, registers reset to default values	INT_TOP.RESET_REG = 1	TOP_MASK.RESET_REG _MASK	N/A	Write 1 to INT_TOP.RESET_REG bit
Glitch on supply voltage and UVLO triggered (VANA falling and rising)	Immediate shutdown followed by powerup, registers reset to default values	INT_TOP.RESET_REG = 1	TOP_MASK.RESET_REG _MASK	N/A	Write 1 to INT_TOP.RESET_REG bit
Software requested reset	Immediate shutdown followed by powerup, registers reset to default values	INT_TOP.RESET_REG = 1	TOP_MASK.RESET_REG _MASK	N/A	Write 1 to INT_TOP.RESET_REG bit

#### 7.3.5.1 Warnings for Diagnosis (Interrupt)

#### 7.3.5.1.1 Output Current Limit

The converter cores have programmable output peak current limits. The limits are individually programmed for all buck converter cores with BUCKx\_CTRL2.ILIMx[2:0] bits. If the load current is increased so that the current limit is triggered, the regulator continues to regulate to the limit current level (current peak regulation). The voltage may decrease if the load current is higher than limit current. If the current regulation continues for 20 µs, the LP8758-E0 device sets the INT\_BUCKx\_BUCKx\_ILIM\_INT bit and pulls the nINT pin low. The host processor can read BUCKx\_STAT.BUCKx\_ILIM\_STAT bits to see if the converter cores is still in peak current regulation mode.

For example, if the load on Buck0 output is so high that the output voltage  $V_{OUT}$  decreases below a 350-mV level, the LP8758-E0 device disables the converter core Buck0 and sets the INT\_BUCK\_0\_1.BUCK0\_SC\_INT bit. In addition the BUCK\_0\_1\_STAT.BUCK0\_STAT bit is set to 0. The interrupt is cleared when the host processor writes 1 to INT\_BUCK\_0\_1.BUCK0\_SC\_INT bit. The overload situation is shown in Figure 11.






Figure 11. Overload Situation

### 7.3.5.1.2 Thermal Warning

The LP8758-E0 device includes protection features against overtemperature by setting an interrupt for host processor. The threshold level of the thermal warning is selected with CONFIG.TDIE\_WARN\_LEVEL bit.

If the LP8758-E0 device temperature increases above the thermal warning level, the device sets INT\_TOP.TDIE\_WARN bit and pulls nINT pin low. The status of the thermal warning can be read from TOP\_STAT.TDIE\_WARN\_STAT bit, and the interrupt is cleared by writing 1 to INT\_TOP.TDIE\_WARN bit.

#### 7.3.5.2 Protection (Regulator Disable)

If the regulator is disabled because of protection or fault (short-circuit protection, overload protection, thermal shutdown, or undervoltage lockout), the output power FETs are set to high-impedance mode, and the output pulldown resistor is enabled (if enabled with BUCKx\_CTRL1.EN\_RDISx bits). The turnoff time of the output voltage is defined by the output capacitance, load current, and the resistance of the integrated pulldown resistor.

#### 7.3.5.2.1 Short-Circuit and Overload Protection

A short-circuit protection feature allows the LP8758-E0 to protect itself and external components against short circuit at the output or against overload during start-up. The fault threshold is 350 mV, and the protection is triggered and the converter core is disabled if the output voltage is still below the threshold level 1 ms after the converter core was enabled.

In a similar way the overload situation is protected during normal operation. If a feedback-pin voltage falls below 0.35 V, and remains below the threshold level for 1 ms, the respective converter core is disabled.

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



For example, if the Buck core 0 output is overloaded, the INT\_BUCK\_0\_1.BUCK0\_SC\_INT and the INT\_TOP.INT\_BUCK0 bits are set to 1, the BUCK\_0\_1\_STAT.BUCK0\_STAT bit is set to 0 and the nINT signal is pulled low. The host processor clears the interrupt by writing 1 to the INT\_BUCK\_0\_1.BUCK0\_SC\_INT bit. Upon clearing the interrupt the regulator makes a new start-up attempt if the enable register bits and/or ENx control signal is valid.

#### 7.3.5.2.2 Thermal Shutdown

The LP8758-E0 has an over-temperature protection function that operates to protect itself from short-term misuse and overload conditions. When the junction temperature exceeds around 150°C, the cores are disabled, the INT\_TOP.TDIE\_SD bit is set to 1, the nINT signal is pulled low, and the device enters STANDBY. nINT is cleared by writing 1 to the INT\_TOP.TDIE\_SD bit. If the temperature is above thermal shutdown level the interrupt is not cleared. The host can read the status of the thermal shutdown from the TOP\_STAT.TDIE\_SD\_STAT bit. Converter cores cannot be enabled as long as the junction temperature is above thermal shutdown level or the thermal shutdown interrupt is pending.

#### 7.3.5.3 Fault (Power Down)

### 7.3.5.3.1 Undervoltage Lockout

When the input voltage falls below VANA<sub>UVLO</sub> at the VANA pin, the converter cores are disabled immediately, and the output capacitors are discharged using the pulldown resistors and the LP8758-E0 device enters SHUTDOWN. When VANA voltage is above UVLO threshold level and NRST signal is high, the device powers up to STANDBY state.

If the reset interrupt is unmasked by default (TOP\_MASK.RESET\_REG\_MASK = 0) the INT\_TOP.RESET\_REG interrupt indicates that the device has been in SHUTDOWN. The host processor must clear the interrupt by writing 1 to the INT\_TOP.RESET\_REG bit. If the host processor reads the INT\_TOP.RESET\_REG flag after detecting an nINT low signal, it knows that the input supply voltage has been below UVLO level (or the host has requested reset), and the registers are reset to default values.

#### 7.3.6 Digital Signal Filtering

The digital signals have debounce filtering. The signal/supply is sampled with a clock signal and a counter. This results as an accuracy of one clock period for the debounce window.

SIGNAL / SUPPLY **RISING EDGE LENGTH FALLING EDGE LENGTH EVENT** Enable/disable/voltage Select for **ENx**  $3 \mu s^{(1)}$  $3 \mu s^{(1)}$ **BUCKx** VANA undervoltage lockout **VANA Immediate Immediate** Thermal warning TDIE\_WARN 20 µs 20 µs Thermal shutdown TDIE SD 20 µs 20 µs Current limit VOUTx\_ILIM 20 µs 20 µs Overload FB\_B0, FB\_B1, FB\_B2, FB\_F3 1 ms 1 ms Power-good FB\_B0, FB\_B1, FB\_B2, FB\_F3 20 µs 20 µs

**Table 4. Digital Signal Filtering** 

<sup>(1)</sup> No glitch filtering, only synchronization.



#### 7.4 Device Functional Modes

#### 7.4.1 Modes of Operation

**SHUTDOWN:** The V<sub>(NRST)</sub> voltage is below threshold level. All switch, reference, control and bias circuitry of the LP8758-E0 device are turned off.

**WAIT-ON:** The  $V_{(NRST)}$  voltage is above threshold level. The reference and bias circuitry are enabled. The converter cores of the LP8758-E0 device are turned off.

**READ OTP:** The main supply voltage  $V_{(VANA)}$  is above VANA<sub>UVLO</sub> level and  $V_{(NRST)}$  voltage is above threshold level. The converter cores are disabled and the reference and bias circuitry of the LP8758-E0 are enabled. The OTP bits are loaded to registers.

**STANDBY:** The main supply voltage  $V_{(VANA)}$  is above  $VANA_{UVLO}$  level and  $V_{(NRST)}$  voltage is above threshold level. The converter cores are disabled and the reference, control and bias circuitry of the LP8758-E0 are enabled. All registers can be read or written by the host processor via the system serial interface. The converter cores can be enabled if needed.

**ACTIVE:** The main supply voltage  $V_{(VANA)}$  is above VANA<sub>UVLO</sub> level and  $V_{(NRST)}$  voltage is above threshold level. At least one converter core is enabled. All registers can be read or written by the host processor via the system serial interface.

The operating modes and transitions between the modes are shown in Figure 12.




Figure 12. Device Operation Modes

2 Submit Documentation Feedback



### 7.5 Programming

### 7.5.1 I<sup>2</sup>C-Compatible Interface

The I<sup>2</sup>C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the devices connected to the bus. The two interface lines are the Serial Data Line (SDA), and the Serial Clock Line (SCL). Every device on the bus is assigned a unique address and acts as either a master or a slave depending on whether it generates or receives the serial clock SCL. The SCL and SDA lines must each have a pullup resistor placed somewhere on the line and remain HIGH even when the bus is idle. The LP8758-E0 supports standard mode (100 kHz), fast mode (400 kHz), fast mode plus (1 MHz), and high-speed mode (3.4 MHz).

#### 7.5.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when clock signal is LOW.




Figure 13. Data Validity Diagram

#### 7.5.1.2 Start and Stop Conditions

The LP8758-E0 is controlled via an I<sup>2</sup>C-compatible interface. START and STOP conditions classify the beginning and end of the I<sup>2</sup>C session. A START condition is defined as SDA transitions from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transition from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates the START and STOP conditions.




Figure 14. Start and Stop Sequences

The I<sup>2</sup>C bus is considered busy after a START condition and free after a STOP condition. During data transmission the I<sup>2</sup>C master can generate repeated START conditions. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. Figure 15 shows the SDA and SCL signal timing for the I<sup>2</sup>C-Compatible Bus. See the I<sup>2</sup>C Serial Bus Timing Requirements for timing values.

### Programming (continued)




Figure 15. I<sup>2</sup>C-Compatible Timing

#### 7.5.1.3 Transferring Data

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The LP8758-E0 pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The LP8758-E0 generates an acknowledge after each byte has been received.

There is one exception to the *acknowledge after every byte* rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging ("negative acknowledge") the last byte clocked out of the slave. This *negative acknowledge* still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

### **NOTE**

If the NRST signal is low during I<sup>2</sup>C communication the LP8758-E0 device does not drive SDA line. The ACK signal and data transfer to the master is disabled at that time.

After the START condition, the bus master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (READ or WRITE). For the eighth bit, a 0 indicates a WRITE, and a 1 indicates a READ. The second byte selects the register to which the data is written. The third byte contains data to write to the selected register.





Figure 16. Write Cycle (w = write; SDA = 0), id = Device Address = 60Hex for LP8758-E0

Product Folder Links: *LP8758-E0* 

24



### **Programming (continued)**




When READ function is to be accomplished, a WRITE function must precede the READ function as shown above.

Figure 17. Read Cycle (r = read; SDA = 1), id = Device Address = 60Hex for LP8758-E0

### 7.5.1.4 PC-Compatible Chip Address

The device address for the LP8758-E0 is 0x60. After the START condition, the  $I^2C$  master sends the 7-bit address followed by an eighth bit, read or write (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.



Here device address is 110 0000Bin = 60Hex.

Figure 18. Device Address

#### 7.5.1.5 Auto Increment Feature

The auto-increment feature allows writing several consecutive registers within one transmission. Every time an 8-bit word is sent to the LP8758-E0, the internal address index counter is incremented by one and the next register is written. Table 5 below shows writing sequence to two consecutive registers. Note that the auto-increment feature does not work for read.

Table 5. Auto-Increment Example

Master Action	Start	Device Address = 60H	Write		Register Address		Data		Data		Stop
LP8758- E0 Action				ACK		ACK		ACK		ACK	

Product Folder Links: LP8758-E0

Submit Documentation Feedi



### 7.6 Register Maps

### 7.6.1 Register Descriptions

The LP8758-E0 is controlled by a set of registers through the serial interface port. The device registers, their addresses and their abbreviations are listed in Table 6. A more detailed description is given in sections OTP\_REV to I\_LOAD\_1.

The asterisk (\*) marking indicates register bits which are updated from OTP memory during READ OTP state.

Table 6. Summary of LP8758-E0 Control Registers

			1 4510 0. 0	allilliary C	JI EI 0750	LO CONTRI	oi Registe			
Addr	Register	Read / Write	D7	D6	D5	D4	D3	D2	D1	D0
0x01	OTP_REV	R				OTP_	ID[7:0]			
0x02	BUCK0_ CTRL1	R/W	EN_BUCK0	EN_PIN_ CTRL0	EN_PIN_ SELECT0	EN_ROOF _FLOOR0	EN_RDIS0	Reserved	BUCK0_ FPWM	Reserved
0x03	BUCK0_ CTRL2	R/W	Rese	Reserved ILIM0[2:0] SLEW_				_EW_RATE0[2	::0]	
0x04	BUCK1_ CTRL1	R/W	EN_BUCK1	EN_PIN_ CTRL1	EN_PIN_ SELECT1	EN_ROOF _FLOOR1	EN_RDIS1	Reserved	BUCK1_ FPWM	Reserved
0x05	BUCK1_ CTRL2	R/W	Rese	erved		ILIM1[2:0]	•	SI	_EW_RATE1[2	::0]
0x06	BUCK2_ CTRL1	R/W	EN_BUCK2	EN_PIN_ CTRL2	EN_PIN_ SELECT2	EN_ROOF _FLOOR2	EN_RDIS2	Reserved	BUCK2_ FPWM	Reserved
0x07	BUCK2_ CTRL2	R/W	Rese	erved		ILIM2[2:0]		SI	_EW_RATE2[2	::0]
0x08	BUCK3_ CTRL1	R/W	EN_BUCK3	EN_PIN_ CTRL3	EN_PIN_ SELECT3	EN_ROOF _FLOOR3	EN_RDIS3	Reserved	BUCK3_ FPWM	Reserved
0x09	BUCK3_ CTRL2	R/W	Rese	erved		ILIM3[2:0]		SI	_EW_RATE3[2	::0]
0x0A	BUCK0_ VOUT	R/W				BUCK0_	VSET[7:0]			
0x0B	BUCK0_ FLOOR_ VOUT	R/W		BUCK0_FLOOR_VSET[7:0]						
0x0C	BUCK1_ VOUT	R/W				BUCK1_	VSET[7:0]			
0x0D	BUCK1_ FLOOR_ VOUT	R/W				BUCK1_FLO	OR_VSET[7:0]			
0x0E	BUCK2_ VOUT	R/W				BUCK2_	VSET[7:0]			
0x0F	BUCK2_ FLOOR_ VOUT	R/W				BUCK2_FLO	OR_VSET[7:0]			
0x10	BUCK3_ VOUT	R/W				BUCK3_	VSET[7:0]			
0x11	BUCK3_ FLOOR_ VOUT	R/W				BUCK3_FLO	OR_VSET[7:0]			
0x12	BUCK0_ DELAY	R/W	BU	ICK0_SHUTDO	OWN_DELAY[	3:0]	Е	BUCK0_START	UP_DELAY[3:	0]
0x13	BUCK1_ DELAY	R/W	BU	ICK1_SHUTDO	OWN_DELAY[	3:0]	Е	BUCK1_START	UP_DELAY[3:	0]
0x14	BUCK2_ DELAY	R/W	BU	BUCK2_SHUTDOWN_DELAY[3:0] BUCK2_STARTUP_DELAY[3:0]						0]
0x15	BUCK3_ DELAY	R/W	BUCK3_SHUTDOWN_DELAY[3:0] BUCK3_STARTUP_DELAY[3:0]						0]	
0x16	RESET	R/W		Reserved						
0x17	CONFIG	R/W		Rese	erved		TDIE _WARN _LEVEL	EN2_PD	EN1_PD	EN_ SPREAD _SPEC
0x18	INT_TOP	R/W	INT_ BUCK3	INT_ BUCK2	INT_ BUCK1	INT_ BUCK0	TDIE_SD	TDIE_ WARN	RESET_ REG	I_LOAD_ READY



# **Register Maps (continued)**

### Table 6. Summary of LP8758-E0 Control Registers (continued)

Addr	Register	Read / Write	D7	D6	D5	D4	D3	D2	D1	D0
0x19	INT_BUCK_ 0_1	R/W	Reserved	BUCK1_ PG_INT	BUCK1_ SC_INT	BUCK1_ ILIM_INT	Reserved	BUCK0_ PG_INT	BUCK0_ SC_INT	BUCK0_ ILIM_INT
0x1A	INT_BUCK_ 2_3	R/W	Reserved	BUCK3_ PG_INT	BUCK3_ SC_INT	BUCK3_ ILIM_INT	Reserved	BUCK2_ PG_INT	BUCK2_ SC_INT	BUCK2_ ILIM_INT
0x1B	TOP_ STAT	R		Rese	erved	TDIE_SD _STAT	TDIE_ WARN_ STAT	Rese	erved	
0x1C	BUCK_0_1_ STAT	R	BUCK1_ STAT	BUCK1_ PG_STAT	Reserved	BUCK1_ ILIM_ STAT	BUCK0_ STAT	BUCK0_ PG_STAT	Reserved	BUCK0_ ILIM_ STAT
0x1D	BUCK_2_3_ STAT	R	BUCK3_ STAT	BUCK3_ PG_STAT	Reserved	BUCK3_ ILIM_STAT	BUCK2_ STAT	BUCK2_ PG_STAT	Reserved	BUCK2_ ILIM_STAT
0x1E	TOP_ MASK	R/W			Reserved			TDIE_WAR N_MASK	RESET_ REG_MASK	I_LOAD_ READY_ MASK
0x1F	BUCK_0_1_ MASK	R/W	Reserved	BUCK1_ PG_MASK	Reserved	BUCK1_ ILIM_ MASK	Reserved	BUCK0_ PG_MASK	Reserved	BUCK0_ ILIM_ MASK
0x20	BUCK_2_3_ MASK	R/W	Reserved	BUCK3_ PG_MASK	Reserved	BUCK3_ ILIM_ MASK	Reserved	BUCK2_ PG_MASK	Reserved	BUCK2_ ILIM_ MASK
0x21	SEL_I_ LOAD	R/W	Reserved LOAD_CURREN BUCK_SELECT[1							
0x22	I_LOAD_2	R/W		Reserved BUCK_LOAD_CURREN 9:8]						
0x23	I_LOAD_1	R/W				BUCK_LOAD_	CURRENT[7:0	]		



### 7.6.1.1 OTP\_REV

Address: 0x01

D7	D6	D5	D4	D3	D2	D1	D0
			OTP_I	ID[7:0]			

Bits	Field	Туре	Default	Description
7:0	OTP_ID[7:0]	R	0xE0 *	Identification code of the OTP EPROM version.

### 7.6.1.2 BUCK0\_CTRL1

Address: 0x02

D7	D6	D5	D4	D3	D2	D1	D0
EN_BUCK0	EN_PIN_ CTRL0	EN_PIN_ SELECT0	EN_ROOF_ FLOOR0	EN_RDIS0	Reserved	BUCK0_FPWM	Reserved

Bits	Field	Type	Default	Description
7	EN_BUCK0	R/W	1 *	Enable BUCK0 converter core: 0 - BUCK0 converter core is disabled 1 - BUCK0 converter core is enabled.
6	EN_PIN_CTRL0	R/W	1 *	Enable EN1/2 pin control for BUCK0: 0 - only EN_BUCK0 bit controls BUCK0 1 - EN_BUCK0 bit AND EN1/2 pin control BUCK0.
5	EN_PIN_SELECT0	R/W	0 *	Select which ENx pin controls BUCK0 if EN_PIN_CTRL0 = 1: 0 - EN1 pin 1 - EN2 pin.
4	EN_ROOF_ FLOOR0	R/W	0	Enable Roof/Floor control of EN1/2 pin if EN_PIN_CTRL0 = 1: 0 - Enable/Disable (1/0) control 1 - Roof/Floor (1/0) control.
3	EN_RDIS0	R/W	1	Enable output discharge resistor when BUCK0 is disabled: 0 - Discharge resistor disabled 1 - Discharge resistor enabled.
2	Reserved	R/W	0	
1	BUCK0_FPWM	R/W	0 *	Forces the BUCK0 converter core to operate in PWM mode: 0 - Automatic transitions between PFM and PWM modes (AUTO mode). 1 - Forced to PWM operation.
0	Reserved	R/W	0	

### 7.6.1.3 BUCK0\_CTRL2

Address: 0x03

D7	D6	D5	D4	D3	D2	D1	D0
	Reserved		ILIM0[2:0]		,	SLEW RATE0[2:0	)

Bits	Field	Туре	Default	Description
7:6	Reserved	R/W	00	
5:3	ILIM0[2:0]	R/W	0x2 *	Sets the switch current limit of BUCK0. Can be programmed at any time during operation:  0x2 - 2.5 A  0x3 - 3.0 A  0x4 - 3.5 A  0x5 - 4.0 A  0x6 - 4.5 A  0x7 - 5.0 A



#### www.ti.com

Bits	Field	Туре	Default	Description
2:0	SLEW_RATE0[2:0]	R/W	0x2 *	Sets the output voltage slew rate for BUCK0 converter core (rising and falling edges): 0x0 - 30 mV/µs 0x1 - 15 mV/µs 0x2 - 10 mV/µs 0x3 - 7.5 mV/µs 0x4 - 3.8 mV/µs 0x5 - 1.9 mV/µs 0x6 - 0.94 mV/µs 0x7 - 0.4 mV/µs

### 7.6.1.4 BUCK1\_CTRL1

Address: 0x04

D7	D6	D5	D4	D3	D2	D1	D0
EN_BUCK1	EN_PIN_ CTRL1	EN_PIN_ SELECT1	EN_ROOF_ FLOOR1	EN_RDIS1	Reserved	BUCK1_FPWM	Reserved

Bits	Field	Туре	Default	Description
7	EN_BUCK1	R/W	1 *	Enable BUCK1 converter core: 0 - BUCK1 converter core is disabled 1 - BUCK1 converter core is enabled.
6	EN_PIN_CTRL1	R/W	1 *	Enable EN1/2 pin control for BUCK1: 0 - only EN_BUCK1 bit controls BUCK1 1 - EN_BUCK1 bit AND EN1/2 pin control BUCK1.
5	EN_PIN_SELECT1	R/W	0 *	Select which ENx pin controls BUCK1 if EN_PIN_CTRL1 = 1: 0 - EN1 pin 1 - EN2 pin.
4	EN_ROOF_ FLOOR1	R/W	0	Enable Roof/Floor control of EN1/2 pin if EN_PIN_CTRL1 = 1: 0 - Enable/Disable (1/0) control 1 - Roof/Floor (1/0) control.
3	EN_RDIS1	R/W	1	Enable output discharge resistor when BUCK1 is disabled: 0 - Discharge resistor disabled 1 - Discharge resistor enabled.
2	Reserved	R/W	0	
1	BUCK1_FPWM	R/W	0 *	Forces the BUCK1 converter core to operate in PWM mode: 0 - Automatic transitions between PFM and PWM modes (AUTO mode). 1 - Forced to PWM operation.
0	Reserved	R/W	0	



### 7.6.1.5 BUCK1\_CTRL2

Address: 0x05

D7	D6	D5	D4	D3	D2	D1	D0
Rese	erved		ILIM1[2:0]		;	SLEW_RATE1[2:0	

Bits	Field	Туре	Default	Description
7:6	Reserved	R/W	00	
5:3	ILIM1[2:0]	R/W	0x6 *	Sets the switch current limit of BUCK1. Can be programmed at any time during operation:  0x2 - 2.5 A  0x3 - 3.0 A  0x4 - 3.5 A  0x5 - 4.0 A  0x6 - 4.5 A  0x7 - 5.0 A
2:0	SLEW_RATE1[2:0]	R/W	0x2 *	Sets the output voltage slew rate for BUCK1 converter core (rising and falling edges): 0x0 - 30 mV/µs 0x1 - 15 mV/µs 0x2 - 10 mV/µs 0x3 - 7.5 mV/µs 0x4 - 3.8 mV/µs 0x5 - 1.9 mV/µs 0x5 - 0.94 mV/µs 0x6 - 0.94 mV/µs 0x7 - 0.4 mV/µs

# 7.6.1.6 BUCK2\_CTRL1

Address: 0x06

D7	D6	D5	D4	D3	D2	D1	D0
EN_BUCK2	EN_PIN_ CTRL2	EN_PIN_ SELECT2	EN_ROOF_ FLOOR2	EN_RDIS2	Reserved	BUCK2_FPWM	Reserved

Bits	Field	Type	Default	Description
7	EN_BUCK2	R/W	1 *	Enable BUCK2 converter core: 0 - BUCK2 converter core is disabled 1 - BUCK2 converter core is enabled.
6	EN_PIN_CTRL2	R/W	1 *	Enable EN1/2 pin control for BUCK2: 0 - only EN_BUCK2 bit controls BUCK2 1 - EN_BUCK2 bit AND EN1/2 pin control BUCK2.
5	EN_PIN_SELECT2	R/W	0 *	Select which ENx pin controls BUCK2 if EN_PIN_CTRL2 = 1: 0 - EN1 pin 1 - EN2 pin.
4	EN_ROOF_ FLOOR2	R/W	0	Enable Roof/Floor control of EN1/2 pin if EN_PIN_CTRL2 = 1: 0 - Enable/Disable (1/0) control 1 - Roof/Floor (1/0) control.
3	EN_RDIS2	R/W	1	Enable output discharge resistor when BUCK2 is disabled: 0 - Discharge resistor disabled 1 - Discharge resistor enabled.
2	Reserved	R/W	0	
1	BUCK2_FPWM	R/W	0 *	Forces the BUCK2 converter core to operate in PWM mode: 0 - Automatic transitions between PFM and PWM modes (AUTO mode). 1 - Forced to PWM operation.
0	Reserved	R/W	0	



### 7.6.1.7 BUCK2\_CTRL2

Address: 0x07

D7	D6	D5	D4	D3	D2	D1	D0
	erved		ILIM2[2:0]			SLEW_RATE2[2:0	)]

Bits	Field	Туре	Default	Description
7:6	Reserved	R/W	00	
5:3	ILIM2[2:0]	R/W	0x4 *	Sets the switch current limit of BUCK2. Can be programmed at any time during operation:  0x2 - 2.5 A  0x3 - 3.0 A  0x4 - 3.5 A  0x5 - 4.0 A  0x6 - 4.5 A  0x7 - 5.0 A
2:0	SLEW_RATE2[2:0]	R/W	0x2 *	Sets the output voltage slew rate for BUCK2 converter core (rising and falling edges):  0x0 - 30 mV/µs  0x1 - 15 mV/µs  0x2 - 10 mV/µs  0x3 - 7.5 mV/µs  0x4 - 3.8 mV/µs  0x5 - 1.9 mV/µs  0x6 - 0.94 mV/µs  0x7 - 0.4 mV/µs

### 7.6.1.8 BUCK3\_CTRL1

Address: 0x08

	D7	D6	D5	D4	D3	D2	D1	D0
Е	N_BUCK3	EN_PIN_ CTRL3	EN_PIN_ SELECT3	EN_ROOF_ FLOOR3	EN_RDIS3	Reserved	BUCK3_FPWM	Reserved

Bits	Field	Туре	Default	Description
7	EN_BUCK3	R/W	1 *	Enable BUCK3 converter core: 0 - BUCK3 converter core is disabled 1 - BUCK3 converter core is enabled.
6	EN_PIN_CTRL3	R/W	1 *	Enable EN1/2 pin control for BUCK3: 0 - only EN_BUCK3 bit controls BUCK3 1 - EN_BUCK3 bit AND EN1/2 pin control BUCK3.
5	EN_PIN_SELECT3	R/W	0 *	Select which ENx pin controls BUCK3 if EN_PIN_CTRL3 = 1: 0 - EN1 pin 1 - EN2 pin.
4	EN_ROOF_ FLOOR3	R/W	0	Enable Roof/Floor control of EN1/2 pin if EN_PIN_CTRL3 = 1: 0 - Enable/Disable (1/0) control 1 - Roof/Floor (1/0) control.
3	EN_RDIS3	R/W	1	Enable output discharge resistor when BUCK3 is disabled: 0 - Discharge resistor disabled 1 - Discharge resistor enabled.
2	Reserved	R/W	0	
1	BUCK3_FPWM	R/W	0 *	Forces the BUCK3 converter core to operate in PWM mode: 0 - Automatic transitions between PFM and PWM modes (AUTO mode). 1 - Forced to PWM operation.
0	Reserved	R/W	0	



### 7.6.1.9 BUCK3\_CTRL2

Address: 0x09

D7	D6	D5	D4	D3	D2	D1	D0
Res	erved		ILIM3[2:0]			SLEW_RATE3[2:0	]

Bits	Field	Туре	Default	Description
7:6	Reserved	R/W	00	
5:3	ILIM3[2:0]	R/W	0x6 *	Sets the switch current limit of BUCK3. Can be programmed at any time during operation:  0x2 - 2.5 A  0x3 - 3.0 A  0x4 - 3.5 A  0x5 - 4.0 A  0x6 - 4.5 A  0x7 - 5.0 A
2:0	SLEW_RATE3[2:0]	R/W	0x2 *	Sets the output voltage slew rate for BUCK3 converter core (rising and falling edges):  0x0 - 30 mV/µs  0x1 - 15 mV/µs  0x2 - 10 mV/µs  0x3 - 7.5 mV/µs  0x4 - 3.8 mV/µs  0x5 - 1.9 mV/µs  0x6 - 0.94 mV/µs  0x7 - 0.4 mV/µs

# 7.6.1.10 BUCK0\_VOUT

Address: 0x0A

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK0_'	VSET[7:0]			

Bits	Field	Type	Default	Description
7:0	BUCKO_VSET[7:0]	R/W	0x4D *	Sets the output voltage of BUCK0 converter core (Default 1000 mV)  0.5 V - 0.73 V, 10 mV steps  0x00 - 0.5V  0x17 - 0.73 V  0.73 V - 1.4 V, 5 mV steps  0x18 - 0.735 V  0x9D - 1.4 V  1.4 V - 3.36 V, 20 mV steps  0x9E - 1.42 V  0xFF - 3.36 V



### 7.6.1.11 BUCK0\_FLOOR\_VOUT

Address: 0x0B

D7	D6	D5	D4	D3	D2	D1	D0
			BUCKO FLO	OR_VSET[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK0_FLOOR_VSET[ 7:0]	R/W	0x00	Sets the output voltage of BUCK0 converter core when Floor state is used <b>0.5 V - 0.73 V, 10 mV steps</b> 0x00 - 0.5V 0x17 - 0.73 V <b>0.73 V - 1.4 V, 5 mV steps</b> 0x18 - 0.735 V
				 0x9D - 1.4 V <b>1.4 V - 3.36 V, 20 mV steps</b> 0x9E - 1.42 V  0xFF - 3.36 V

### 7.6.1.12 BUCK1\_VOUT

Address: 0x0C

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK1_'	VSET[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK1_VSET[7:0]	R/W	0xD4 *	Sets the output voltage of BUCK1 converter core (Default 2500 mV) 0.5 V - 0.73 V, 10 mV steps 0x00 - 0.5V
				 0x17 - 0.73 V <b>0.73 V - 1.4 V, 5 mV steps</b> 0x18 - 0.735 V
				 0x9D - 1.4 V <b>1.4 V - 3.36 V, 20 mV steps</b> 0x9E - 1.42 V
				 0xFF - 3.36 V

# 7.6.1.13 BUCK1\_FLOOR\_VOUT

Address: 0x0D

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK1 FLO	OR VSET[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK1_FLOOR_VSET[7:0]	R/W	0x00	Sets the output voltage of BUCK1 converter core when Floor state is used 0.5 V - 0.73 V, 10 mV steps 0x00 - 0.5V 0x17 - 0.73 V 0.73 V - 1.4 V, 5 mV steps 0x18 - 0.735 V 0x9D - 1.4 V 1.4 V - 3.36 V, 20 mV steps 0x9E - 1.42 V 0xFF - 3.36 V



### 7.6.1.14 BUCK2\_VOUT

Address: 0x0E

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK2_\	VSET[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK2_VSET[7:0]	R/W	0x75 *	Sets the output voltage of BUCK2 converter core (Default 1200 mV)  0.5 V - 0.73 V, 10 mV steps  0x00 - 0.5V  0x17 - 0.73 V  0.73 V - 1.4 V, 5 mV steps  0x18 - 0.735 V  0x9D - 1.4 V  1.4 V - 3.36 V, 20 mV steps  0x9E - 1.42 V  0xFF - 3.36 V

### 7.6.1.15 BUCK2\_FLOOR\_VOUT

Address: 0x0F

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK2 _VSE	_FLOOR ET[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK2_FLOOR _VSET[7:0]	R/W	0x00	Sets the output voltage of BUCK2 converter core when Floor state is used 0.5 V - 0.73 V, 10 mV steps 0x00 - 0.5V 0x17 - 0.73 V 0.73 V - 1.4 V, 5 mV steps 0x18 - 0.735 V 0x9D - 1.4 V 1.4 V - 3.36 V, 20 mV steps 0x9E - 1.42 V 0xFF - 3.36 V

## 7.6.1.16 BUCK3\_VOUT

Address: 0x10

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK3_	VSET[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK3_VSET[7:0]	R/W	0xB1 *	Sets the output voltage of BUCK3 converter core (Default 1800 mV)  0.5 V - 0.73 V, 10 mV steps  0x00 - 0.5V  0x17 - 0.73 V  0.73 V - 1.4 V, 5 mV steps  0x18 - 0.735 V  0x9D - 1.4 V  1.4 V - 3.36 V, 20 mV steps  0x9E - 1.42 V  0xFF - 3.36 V



### 7.6.1.17 BUCK3\_FLOOR\_VOUT

Address: 0x11

D7	D6	D5	D4	D3	D2	D1	D0			
BUCK3_FLOOR										

Bits	Field	Туре	Default	Description
7:0	BUCK3_FLOOR _VSET[7:0]	R/W	0x00	Sets the output voltage of BUCK3 converter core when Floor state is used 0.5 V - 0.73 V, 10 mV steps 0x00 - 0.5V  0x17 - 0.73 V 0.73 V - 1.4 V, 5 mV steps 0x18 - 0.735 V  0x9D - 1.4 V 1.4 V - 3.36 V, 20 mV steps 0x9E - 1.42 V
				0xFF - 3.36 V

# 7.6.1.18 BUCK0\_DELAY

Address: 0x12

D7	D6	D5	D4	D3	D2	D1	D0
	BUCK0_SHUTDC	WN_DELAY[3:0]			BUCK0_START	UP_DELAY[3:0]	

Bits	Field	Туре	Default	Description
7:4	BUCK0_ SHUTDOWN_ DELAY[3:0]	R/W	0x5 *	Shutdown delay of BUCK0 from falling edge of ENx signal: 0x0 - 0 ms 0x1 - 1 ms 0xF - 15 ms
3:0	BUCK0_ STARTUP_ DELAY[3:0]	R/W	0x0 *	Startup delay of BUCK0 from rising edge of ENx signal: 0x0 - 0 ms 0x1 - 1 ms 0xF - 15 ms

### 7.6.1.19 BUCK1\_DELAY

Address: 0x13

D7	D6	D5	D4	D3	D2	D1	D0
	BUCK1_SHUTDO	DWN_DELAY[3:0]			BUCK1_START		

Bits	Field	Туре	Default	Description
7:4	BUCK1_ SHUTDOWN_ DELAY[3:0]	R/W	0x5 *	Shutdown delay of BUCK1 from falling edge of ENx signal: 0x0 - 0 ms 0x1 - 1 ms 0xF - 15 ms
3:0	BUCK1_ STARTUP_ DELAY[3:0]	R/W	0x0 *	Startup delay of BUCK1 from rising edge of ENx signal: 0x0 - 0 ms 0x1 - 1 ms 0xF - 15 ms



### 7.6.1.20 BUCK2\_DELAY

Address: 0x14

D7	D6	D5	D4	D3	D2	D1	D0
	BUCK2_SHUTD(	OWN_DELAY[3:0]			BUCK2_START	UP_DELAY[3:0]	

Bits	Field	Туре	Default	Description
7:4	BUCK2_ SHUTDOWN_ DELAY[3:0]	R/W	0x0 *	Shutdown delay of BUCK2 from falling edge of ENx signal: 0x0 - 0 ms 0x1 - 1 ms 0xF - 15 ms
3:0	BUCK2_ STARTUP_ DELAY[3:0]	R/W	0x5 *	Start-up delay of BUCK2 from rising edge of ENx signal: 0x0 - 0 ms 0x1 - 1 ms 0xF - 15 ms

### 7.6.1.21 BUCK3\_DELAY

Address: 0x15

D7	D6	D5	D4	D3	D2	D1	D0
	BUCK3_SHUTD(	OWN_DELAY[3:0]			BUCK3_START	UP_DELAY[3:0]	

Bits	Field	Туре	Default	Description
7:4	BUCK3_ SHUTDOWN_ DELAY[3:0]	R/W	0x5 *	Shutdown delay of BUCK3 from falling edge of ENx signal: 0x0 - 0 ms 0x1 - 1 ms 0xF - 15 ms
3:0	BUCK3_ STARTUP_ DELAY[3:0]	R/W	0x0 *	Start-up delay of BUCK3 from rising edge of ENx signal: 0x0 - 0 ms 0x1 - 1 ms 0xF - 15 ms

### 7.6.1.22 RESET

Address: 0x16

D7	D6	D5	D4	D3	D2	D1	D0
	Reserved						

Bits	Field	Туре	Default	Description
7:1	Reserved	R/W	0000 0000	
0	SW_RESET	R/W	0	Software commanded reset. When written to 1, the registers are reset to default values, OTP memory is read, and the I <sup>2</sup> C interface is reset.  The bit is automatically cleared.



#### 7.6.1.23 CONFIG

Address: 0x17

D7	D6	D5	D4	D3	D2	D1	D0
	Res	erved		TDIE_WARN_ LEVEL	EN2_PD	EN1_PD	EN_SPREAD SPEC

Bits	Field	Туре	Default	Description
7:4	Reserved	R/W	0000	
3	TDIE_WARN_LEVEL	R/W	0	Thermal warning threshold level. 0 - 125°C 1 - 105°C.
2	EN2_PD	R/W	1	Selects the pulldown resistor on the EN2 input pin. 0 - Pulldown resistor is disabled. 1 - Pulldown resistor is enabled.
1	EN1_PD	R/W	1	Selects the pull down resistor on the EN1 input pin. 0 - Pulldown resistor is disabled. 1 - Pulldown resistor is enabled.
0	EN_SPREAD_SPEC	R/W	0	Enable spread-spectrum feature: 0 - Disabled 1 - Enabled

## 7.6.1.24 INT\_TOP

Address: 0x18

D7	D6	D5	D4	D3	D2	D1	D0
INT_BUCK3	INT_BUCK2	INT_BUCK1	INT_BUCK0	TDIE_SD	TDIE_WARN	RESET_REG	I_LOAD_ READY

Bits	Field	Туре	Default	Description
7	INT_BUCK3	R	0	Interrupt indicating that output BUCK3 has a pending interrupt. The reason for the interrupt is indicated in INT_BUCK3 register. This bit is cleared automatically when INT_BUCK3 register is cleared to 0x00.
6	INT_BUCK2	R	0	Interrupt indicating that output BUCK2 has a pending interrupt. The reason for the interrupt is indicated in INT_BUCK2 register. This bit is cleared automatically when INT_BUCK2 register is cleared to 0x00.
5	INT_BUCK1	R	0	Interrupt indicating that output BUCK1 has a pending interrupt. The reason for the interrupt is indicated in INT_BUCK1 register. This bit is cleared automatically when INT_BUCK1 register is cleared to 0x00.
4	INT_BUCK0	R	0	Interrupt indicating that output BUCK0 has a pending interrupt. The reason for the interrupt is indicated in INT_BUCK0 register.  This bit is cleared automatically when INT_BUCK0 register is cleared to 0x00.
3	TDIE_SD	R/W	0	Latched status bit indicating that the die junction temperature has exceeded the thermal shutdown level. The converter cores have been disabled if they were enabled. The converter cores cannot be enabled if this bit is active. The actual status of the thermal warning is indicated by TOP_STAT.TDIE_SD_STAT bit. Write 1 to clear interrupt.
2	TDIE_WARN	R/W	0	Latched status bit indicating that the die junction temperature has exceeded the thermal warning level. The actual status of the thermal warning is indicated by TOP_STAT.TDIE_WARN_STAT bit. Write 1 to clear interrupt.
1	RESET_REG	R/W	0	Latched status bit indicating that either startup (NRST rising edge) has done, VANA supply voltage has been below undervoltage threshold level or the host has requested a reset (RESET.SW_RESET). The converter cores have been disabled, and registers are reset to default values and the normal startup procedure is done. Write 1 to clear interrupt.
0	I_LOAD_READY	R/W	0	Latched status bit indicating that the load current measurement result is available in I_LOAD_1 and I_LOAD_2 registers.  Write 1 to clear interrupt.



# 7.6.1.25 INT\_BUCK\_0\_1

Address: 0x19

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK1_PG	BUCK1_SC	BUCK1_ILIM	Reserved	BUCK0_PG	BUCK0_SC	BUCK0_ILIM
	_INT	_INT	_INT		_INT	_INT	_INT

Bits	Field	Туре	Default	Description
7	Reserved	R/W	0	
6	BUCK1_PG_INT	R/W	0	Latched status bit indicating that BUCK1 output voltage has reached power-good threshold level. Write 1 to clear.
5	BUCK1_SC_INT	R/W	0	Latched status bit indicating that the BUCK1 output voltage has fallen below 0.35-V level during operation or BUCK1 output didn't reach 0.35-V level in 1 ms from enable. Write 1 to clear.
4	BUCK1_ILIM_INT	R/W	0	Latched status bit indicating that output current limit has been active. Write 1 to clear.
3	Reserved	R/W	0	
2	BUCK0_PG_INT	R/W	0	Latched status bit indicating that BUCK0 output voltage has reached powergood threshold level. Write 1 to clear.
1	BUCK0_SC_INT	R/W	0	Latched status bit indicating that the BUCK0 output voltage has fallen below 0.35-V level during operation or BUCK0 output didn't reach 0.35-V level in 1 ms from enable. Write 1 to clear.
0	BUCK0_ILIM_INT	R/W	0	Latched status bit indicating that output current limit has been active. Write 1 to clear.

# 7.6.1.26 INT\_BUCK\_2\_3

Address: 0x1A

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK3_PG INT	BUCK3_SC INT	BUCK3_ILIM INT	Reserved	BUCK2_PG INT	BUCK2_SC INT	BUCK2_ILIM INT

Bits	Field	Туре	Default	Description
7	Reserved	R/W	0	
6	BUCK3_PG_INT	R/W	0	Latched status bit indicating that BUCK3 output voltage has reached power-good threshold level. Write 1 to clear.
5	BUCK3_SC_INT	R/W	0	Latched status bit indicating that the BUCK3 output voltage has fallen below 0.35-V level during operation or BUCK3 output didn't reach 0.35-V level in 1 ms from enable. Write 1 to clear.
4	BUCK3_ILIM_INT	R/W	0	Latched status bit indicating that output current limit has been active. Write 1 to clear.
3	Reserved	R/W	0	
2	BUCK2_PG_INT	R/W	0	Latched status bit indicating that BUCK2 output voltage has reached powergood threshold level. Write 1 to clear.
1	BUCK2_SC_INT	R/W	0	Latched status bit indicating that the BUCK2 output voltage has fallen below 0.35V level during operation or BUCK2 output didn't reach 0.35-V level in 1 ms from enable. Write 1 to clear.
0	BUCK2_ILIM_INT	R/W	0	Latched status bit indicating that output current limit has been active. Write 1 to clear.



# 7.6.1.27 TOP\_STAT

Address: 0x1B

D7	D6	D5	D4	D3	D2	D1	D0
	Res	erved		TDIE_SD STAT	TDIE_WARN STAT	Res	erved

Bits	Field	Туре	Default	Description
7:4	Reserved	R	0000	
3	TDIE_SD_STAT	R	0	Status bit indicating the status of thermal shutdown: 0 - Die temperature below thermal shutdown level 1 - Die temperature above thermal shutdown level.
2	TDIE_WARN _STAT	R	0	Status bit indicating the status of thermal warning: 0 - Die temperature below thermal warning level 1 - Die temperature above thermal warning level.
1:0	Reserved	R	00	

# 7.6.1.28 BUCK\_0\_1\_STAT

Address: 0x1C

D7	D6	D5	D4	D3	D2	D1	D0
BUCK1_STAT	BUCK1_PG STAT	Reserved	BUCK1_ILIM STAT	BUCK0_STAT	BUCK0_PG STAT	Reserved	BUCK0_ILIM STAT

Bits	Field	Type	Default	Description
7	BUCK1_STAT	R	0	Status bit indicating the enable/disable status of BUCK1: 0 - BUCK1 converter core is disabled 1 - BUCK1 converter core is enabled.
6	BUCK1_PG_STAT	R	0	Status bit indicating BUCK1 output voltage validity (raw status) 0 - BUCK1 output is above power-good threshold level 1 - BUCK1 output is below power-good threshold level.
5	Reserved	R	0	
4	BUCK1_ILIM _STAT	R	0	Status bit indicating BUCK1 current limit status (raw status) 0 - BUCK1 output current is below current limit level 1 - BUCK1 output current limit is active.
3	BUCK0_STAT	R	0	Status bit indicating the enable/disable status of BUCK0: 0 - BUCK0 converter core is disabled 1 - BUCK0 converter core is enabled.
2	BUCK0_PG_STAT	R	0	Status bit indicating BUCK0 output voltage validity (raw status) 0 - BUCK0 output is above power-good threshold level 1 - BUCK0 output is below power-good threshold level.
1	Reserved	R	0	
0	BUCK0_ILIM _STAT	R	0	Status bit indicating BUCK0 current limit status (raw status) 0 - BUCK0 output current is below current limit level 1 - BUCK0 output current limit is active.



## 7.6.1.29 BUCK\_2\_3\_STAT

Address: 0x1D

D7	D6	D5	D4	D3	D2	D1	D0
BUCK3_STAT	BUCK3_PG _STAT	Reserved	BUCK3_ILIM _STAT	BUCK2_STAT	BUCK2_PG _STAT	Reserved	BUCK2_ILIM _STAT

Bits	Field	Туре	Default	Description	
7	BUCK3_STAT	R	0	Status bit indicating the enable/disable status of BUCK3: 0 - BUCK3 converter core is disabled 1 - BUCK3 converter core is enabled.	
6	BUCK3_PG_STAT	R	0	Status bit indicating BUCK3 output voltage validity (raw status) 0 - BUCK3 output is above power-good threshold level 1 - BUCK3 output is below power-good threshold level.	
5	Reserved	R	0		
4	BUCK3_ILIM _STAT	R	0	Status bit indicating BUCK3 current limit status (raw status) 0 - BUCK3 output current is below current limit level 1 - BUCK3 output current limit is active.	
3	BUCK2_STAT	R	0	Status bit indicating the enable/disable status of BUCK2: 0 - BUCK2 converter core is disabled 1 - BUCK2 converter core is enabled.	
2	BUCK2_PG_STAT	R	0	Status bit indicating BUCK2 output voltage validity (raw status) 0 - BUCK2 output is above power-good threshold level 1 - BUCK2 output is below power-good threshold level.	
1	Reserved	R	0		
0	BUCK2_ILIM _STAT	R	0	Status bit indicating BUCK2 current limit status (raw status) 0 - BUCK2 output current is below current limit level 1 - BUCK2 output current limit is active.	

# 7.6.1.30 TOP\_MASK

Address: 0x1E

D7	D6	D5	D4	D3	D2	D1	D0
		Reserved		TDIE_WARN	RESET_REG	I_LOAD_	
					MASK	MASK	READY MASK

Bits	Field	Туре	Default	Description
7:3	Reserved	R/W	0000 0	
2	TDIE_WARN _MASK	R/W	0 *	Masking for thermal warning interrupt INT_TOP.TDIE_WARN: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect TOP_STAT.TDIE_WARN_STAT status bit.
1	RESET_REG _MASK	R/W	1 *	Masking for register reset interrupt INT_TOP.RESET_REG: 0 - Interrupt generated 1 - Interrupt not generated.
0	I_LOAD_ READY_MASK	R/W	0 *	Masking for load current measurement ready interrupt INT_TOP.I_LOAD_READY.  0 - Interrupt generated  1 - Interrupt not generated.



## 7.6.1.31 BUCK\_0\_1\_MASK

Address: 0x1F

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK1_PG MASK	Reserved	BUCK1_ILIM MASK	Reserved	BUCK0_PG MASK	Reserved	BUCK0_ILIM MASK

Bits	Field	Type	Default	Description
7	Reserved	R/W	0	
6	BUCK1_PG_MASK	R/W	1 *	Masking for BUCK1 power-good interrupt INT_BUCK_0_1.BUCK1_PG_INT.: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK_0_1_STAT.BUCK1_PG_STAT status bit.
5	Reserved	R	0	
4	BUCK1_ILIM _MASK	R/W	1 *	Masking for BUCK1 current limit detection interrupt INT_BUCK_0_1.BUCK1_ILIM_INT: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK_0_1_STAT.BUCK1_ILIM_STAT status bit.
3	Reserved	R/W	0	
2	BUCK0_PG_MASK	R/W	1 *	Masking for BUCK0 power-good interrupt INT_BUCK_0_1.BUCK0_PG_INT: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK_0_1_STAT.BUCK1_PG_STAT status bit.
1	Reserved	R	0	
0	BUCK0_ILIM _MASK	R/W	1 *	Masking for BUCK0 current limit detection interrupt INT_BUCK_0_1.BUCK0_ILIM_INT: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK_0_1_STAT.BUCK1_ILIM_STAT status bit.

# 7.6.1.32 BUCK\_2\_3\_MASK

Address: 0x20

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK3_PG MASK	Reserved	BUCK3_ILIM MASK	Reserved	BUCK2_PG MASK	Reserved	BUCK2_ILIM MASK

Bits	Field	Туре	Default	Description
7	Reserved	R/W	0	
6	BUCK3_PG_MASK	R/W	1 *	Masking for BUCK3 power-good interrupt INT_BUCK_2_3.BUCK3_PG_INT: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK_2_3_STAT.BUCK3_PG_STAT status bit.
5	Reserved	R	0	
4	BUCK3_ILIM _MASK	R/W	1 *	Masking for BUCK3 current limit detection interrupt INT_BUCK_2_3.BUCK3_ILIM_INT: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK_2_3_STAT.BUCK3_ILIM_STAT status bit.
3	Reserved	R/W	0	
2	BUCK2_PG_MASK	R/W	1 *	Masking for BUCK2 power-good interrupt INT_BUCK_2_3.BUCK2_PG_INT: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK_2_3_STAT.BUCK1_PG_STAT status bit.
1	Reserved	R	0	
0	BUCK2_ILIM _MASK	R/W	1 *	Masking for BUCK2 current limit detection interrupt INT_BUCK_2_3.BUCK2_ILIM_INT: 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK_2_3_STAT.BUCK1_ILIM_STAT status bit.



## 7.6.1.33 SEL\_I\_LOAD

Address: 0x21

D7	D6	D5	D4	D3	D2	D1	D0
			erved				RENT_BUCK :CT[1:0]

Bits	Field	Туре	Default	Description
7:2	Reserved	R/W	00 0000	
1:0	LOAD_CURRENT_ BUCK_SELECT [1:0]	R/W	0x0	Start the current measurement on the selected converter core:  0x0 - BUCK0  0x1 - BUCK1  0x2 - BUCK2  0x3 - BUCK3  The measurement is started when register is written.

## 7.6.1.34 I\_LOAD\_2

Address: 0x22

D7	D6	D5	D4	D3	D2	D1	D0
		Rese	erved			BUCK_LOAD_	CURRENT[9:8]

Bits	Field	Туре	Default	Description
7:2	Reserved	R	00 0000	
1:0	BUCK_LOAD_ CURRENT[9:8]	R	0x0	This register describes 2 MSB bits of the average load current on selected converter core with a resolution of 20 mA per LSB and maximum 20 A current.

## 7.6.1.35 I\_LOAD\_1

Address: 0x23

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK_LOAD_	CURRENT[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK_LOAD_ CURRENT[7:0]	R	0x0	This register describes 8 LSB bits of the average load current on selected converter core with a resolution of 20 mA per LSB and maximum 20-A current.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The LP8758-E0 is designed for applications powered from a 2.5-V to 5.5-V input supply that require multiple power rails. The device provides four step-down converters. All the step-down converters support dynamic voltage scaling through I<sup>2</sup>C interface to provide optimum power savings. The power sequencing of the four output voltage rails is programmable.

## 8.2 Typical Application




Figure 19. LP8758-E0 Typical Application Circuit

## 8.2.1 Design Requirements

**Table 7. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	3.3 V
Output voltages	1000 mV, 1200 mV, 1800 mV and 2500 mV
Converter operation mode	Auto mode (PWM-PFM)
Maximum load currents	1.5 A, 2.25 A, 3 A, 3 A
Inductor current limits	2.5 A, 3.5 A, 4.5 A, 4.5 A



In order to evenly distribute power dissipation in the device, it is best to assign the voltage rails as follows: Buck0 – 1000 mV, 2.5 A; Buck1 – 2500 mV, 4.5 A; Buck2 – 1200 mV, 3.5 A; and Buck3 – 1800 mV, 4.5 A. The default LP8758-E0 register settings are planned for this use-case. Start-up and shutdown with default values is shown in Figure 32.

#### 8.2.2 Detailed Design Procedure

The performance of the LP8758-E0 device depends greatly on the care taken in designing the printed circuit board (PCB). The use of low-inductance and low serial-resistance ceramic capacitors is strongly recommended, while proper grounding is crucial. Attention must be given to decoupling the power supplies. Decoupling capacitors must be connected close to the device and between the power and ground pins to support high peak currents being drawn from system power rail during turnon of the switching MOSFETs. Keep input and output traces as short as possible, because trace inductance, resistance, and capacitance can easily become the performance limiting items. The separate power pins VIN\_Bx are not connected together internally. The VIN\_Bx power connections must be connected together outside the package using power plane construction.

#### 8.2.2.1 Application Components

#### 8.2.2.1.1 Inductor Selection

DC bias current characteristics of inductors must be considered. Different manufacturers follow different saturation current rating specifications, so attention must be given to details. DC bias curves should be requested from manufacturers as part of the inductor selection process. Minimum effective value of inductance to ensure good performance is 0.33  $\mu$ H at 4.5 A (Buck3 and Buck1 default ILIMITP typical) bias current over the operating temperature range of the inductor. The DC resistance of the inductor must be less than 0.05  $\Omega$  for good efficiency at high-current condition. The inductor AC loss (resistance) also affects conversion efficiency. Higher Q factor at switching frequency usually gives better efficiency at light load to middle load. See Table 8. Shielded inductors are preferred as they radiate less noise.

**MANUFACTURER** VALUE (µH) **DIMENSIONS L x W x H (mm) PART NUMBER** DCR (mΩ) **MURATA** DFE201610E-R47M=P2 0.47  $2 \times 1.6 \times 1$ 26 (typical), 32 (maximum) 29 (typical), 35 (maximum) TDK 0.47  $2.5 \times 2 \times 1$ VLS252010HBX-R47M TDK TFM2016GHM-0R47M 0.47  $2 \times 1.6 \times 1$ 46 (maximum)

 $3.2 \times 2.5 \times 1.2$ 

0.47

**Table 8. Recommended Inductors** 

#### 8.2.2.1.2 Input Capacitor Selection

DFE322512C R47

TOKO

A ceramic input capacitor of 10  $\mu$ F, 6.3 V is sufficient for most applications. Place the power input capacitor as close as possible to the VIN\_Bx pin and PGND\_Bx pin of the device. A larger value or higher voltage rating may be used to improve input voltage filtering. Use X7R or X5R types; do not use Y5V or F. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0402. Minimum effective input capacitance to ensure good performance is 1.9  $\mu$ F per buck input at maximum input voltage DC bias including tolerances and over ambient temp range, assuming that there are at least 22  $\mu$ F of additional capacitance common for all the power input pins on the system power rail. See Table 9.

The input filter capacitor supplies current to the high-side FET switch in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low equivalent series resistance (ESR) provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with sufficient ripple current rating.

The VANA input is used to supply analog and digital circuits in the device. See recommended components from Table 10 for VANA input supply filtering.

Table 9. Recommended Power Input Capacitors (X5R Dielectric)

MANUFACTURER	NUFACTURER PART NUMBER		CASE SIZE	DIMENSIONS L × W × H (mm)	VOLTAGE RATING (V)	
Murata	GRM188R60J106ME47	10 μF (20%)	0603	$1.6 \times 0.8 \times 0.8$	6.3	

Product Folder Links: LP8758-E0

21 (typical), 31 (maximum)



#### Table 10. Recommended VANA Supply Filtering Components

MANUFACTURER	PART NUMBER	PART NUMBER VALUE CA		DIMENSIONS L × W × H (mm)	VOLTAGE RATING (V)
Samsung	CL03A104KP3NNNC	100 nF (10%)	0201	$0.6 \times 0.3 \times 0.3$	10
Murata	3		0201	$0.6 \times 0.3 \times 0.3$	6.3

#### 8.2.2.1.3 Output Capacitor Selection

Use ceramic capacitors, X7R or X5R types; do not use Y5V or F. DC bias voltage characteristics of ceramic capacitors must be considered. DC bias characteristics vary from manufacturer to manufacturer, and DC bias curves should be requested from them as part of the capacitor selection process. The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR and ESL to perform these functions. Minimum effective output capacitance to ensure good performance is 10  $\mu\text{F}$  per output voltage rail at the output voltage DC bias, including tolerances and over ambient temp range.

The output voltage ripple is caused by the charging and discharging of the output capacitor and also due to its R<sub>ESR</sub>. The R<sub>ESR</sub> is frequency dependent (as well as temperature dependent); make sure the value used for selection process is at the switching frequency of the part. See Table 11.

A higher output capacitance improves the load step behavior and reduces the output voltage ripple as well as decreases the PFM switching frequency. For most applications one 22- $\mu$ F 0603 capacitor for  $C_{OUT}$  per voltage rail is suitable. A point-of-load (POL) capacitance  $C_{POL}$  can be added as shown in Figure 19. Although the loop compensation of the converter can be programmed to adapt to virtually several hundreds of microfarads  $C_{OUT}$ , it is preferable for  $C_{OUT}$  to be < 50  $\mu$ F . Choosing higher than that is not necessarily of any benefit. Note that the output capacitor may be the limiting factor in the output voltage ramp, especially for very large (> 100  $\mu$ F) output capacitors. For large output capacitors, the output voltage might be slower than the programmed ramp rate at voltage transitions, because of the higher energy stored on the output capacitance. Also at start-up, the time required to charge the output capacitor to target value might be longer. At shutdown, if the output capacitor is discharged by the internal discharge resistor, more time is required to settle  $V_{OUT}$  down as a consequence of the increased time constant.


**Table 11. Recommended Output Capacitors (X5R Dielectric)** 

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	DIMENSIONS L × W × H (mm)	VOLTAGE RATING (V)
Samsung	CL10A226MP8NUNE	22 µF (20%)	0603	$1.6 \times 0.8 \times 0.8$	10
Murata	GRM188R60J226MEA0	22 μF (20%)	0603	$1.6 \times 0.8 \times 0.8$	6.3

# TEXAS INSTRUMENTS


#### 8.2.3 Application Curves

Measurements are done using typical application set up with connections shown in Figure 19. Graphs may not reflect the OTP default settings. Unless otherwise specified:  $V_{IN}=3.7~V,~V_{(NRST)}=1.8~V,~T_A=25~^{\circ}C,~f_{SW}=3~MHz,~L=470~nH~(TDK~VLS252010HBX-R47M),~I_{LIM~FWD}$  set to maximum 5 A.




Submit Documentation Feedback


















Figure 37. Transient from PWM-to-PFM Mode



Load = 4 A $V_{OUT} = 1000 \text{ mV}$  $V_{IN}$  stepping 3.3 V  $\leftrightarrow$  3.8 V,  $T_R$  =  $T_F$  = 10  $\mu s$ 

Figure 38. Transient Line Response




Figure 39. Transient Load Step Response, AUTO Mode




Figure 40. Transient Load Step Response, Forced PWM Mode





Figure 41. Transient Load Step Response, Forced PWM Mode





## 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply must be well-regulated and able to withstand maximum input current and maintain stable voltage without voltage drop even at load transition condition. The resistance of the input supply rail must be low enough that the input current transient does not cause too high drop in the LP8758-E0 supply voltage that can cause false UVLO fault triggering. If the input supply is located more than a few inches from the LP8758-E0 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

Submit Documentation Feedback



## 10 Layout

#### 10.1 Layout Guidelines

The high frequency and large switching currents of the LP8758-E0 make the choice of layout important. Good power supply results only occur when care is given to proper design and layout. Layout affects noise pickup and generation and can cause a good design to perform with less-than-expected results. With a range of output currents from milliamps to 4 A per converter core, good power supply layout is much more difficult than most general PCB design. The following steps should be used as a reference to ensure the device is stable and maintains proper voltage and current regulation across its intended operating voltage and current range.

- 1. Place C<sub>IN</sub> as close as possible to the VIN\_Bx pin and the PGND\_Bxx pin. Route the V<sub>IN</sub> trace wide and thick to avoid IR drops. The trace between the positive node of the input capacitor and the LP8758-E0 VIN\_Bx pin(s), as well as the trace between the input capacitor's negative node and power PGND\_Bxx pin(s), must be kept as short as possible. The input capacitance provides a low-impedance voltage source for the switching converter. The inductance of the connection is the most important parameter of a local decoupling capacitor parasitic inductance on these traces must be kept as tiny as possible for proper device operation.
- 2. The output filter, consisting of L<sub>x</sub> and C<sub>OUTx</sub>, converts the switching signal at SW\_Bx to the noiseless output voltage. It must be placed as close as possible to the device keeping the switch node small, for best EMI behavior. Route the traces between the output capacitors of the device and the load (or input capacitors of the load) direct and wide to avoid losses due to the IR drop.
- 3. Input for analog blocks (VANA and AGND) must be isolated from noisy signals. Connect VANA directly to a quiet system voltage node and AGND to a quiet ground point where no IR drop occurs. Place the decoupling capacitor as close to the VANA pin as possible. VANA must be connected to the same power node as VIN\_Bx pins.
- 4. If the load supports remote voltage sensing, connect the feedback pins FB\_Bx of the device to the respective sense pins on the load. The sense lines are susceptible to noise. They must be kept away from noisy signals such as PGND\_Bxx, VIN\_Bx, and SW\_Bx, as well as high bandwidth signals such as the I<sup>2</sup>C. Avoid both capacitive as well as inductive coupling by keeping the sense lines short and direct. Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane if possible.
- 5. PGND\_Bxx, VIN\_Bx and SW\_Bx must be routed on thick layers. They must not surround inner signal layers which are not able to withstand interference from noisy PGND\_Bxx, VIN\_Bx and SW\_Bx.

Due to the small package of this converter and the overall small solution size, the thermal performance of the PCB layout is important. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component. Proper PCB layout, focusing on thermal performance, results in lower die temperatures. Wide power traces come with the ability to sink dissipated heat. This can be improved further on multi-layer PCB designs with vias to different planes. This results in reduced junction-to-ambient ( $R_{\theta JA}$ ) and junction-to-board ( $R_{\theta JB}$ ) thermal resistances and thereby reduces the device junction temperature,  $T_J$ . Performing a careful system-level 2D or full 3D dynamic thermal analysis at the beginning product design process is strongly recommended, using a thermal modeling analysis software.



## 10.2 Layout Example

- O Via to GND plane
- Via to V<sub>IN</sub> plane




Figure 44. LP8758-E0 Board Layout

Submit Documentation Feedback



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, DSBGA Wafer Level Chip Scale Package application report
- Texas instruments, Using the LP8758EVM Evaluation Module user's guide

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

9-Mar-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP8758A1E0YFFR	ACTIVE	DSBGA	YFF	35	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	8758A1E0	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Mar-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP8758A1E0YFFR	DSBGA	YFF	35	3000	180.0	8.4	2.28	3.03	0.74	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Mar-2018




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LP8758A1E0YFFR	DSBGA	YFF	35	3000	182.0	182.0	20.0	

# YFF (R-XBGA-N35)

# DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated