

# SPECIFICATION FOR APPROVAL

( ) Preliminary Specificatio	(	)	Preliminary	Specification	ì
------------------------------	---	---	-------------	---------------	---

( • ) Final Specification

Title 17.3" Full HD TFT LCD
-----------------------------

BUYER	DELL
MODEL	

SUPPLIER	LG Display Co., Ltd.	
*MODEL	LP173WF2	
Suffix	TPA1	

<sup>&</sup>quot;When you obtain standard approval, please use the above model name without suffix

	APPROVED BY	SIGNATURE
_	1	
٠	1	
	, 1	

Please return 1 copy for your confirmation with your signature and comments,

A 15	NAME OF TAXABLE PARTY.	OME	STATE OF	170.07

SIGNATURE

J. Y. Lee / Manager

REVIEWED BY

S. W. Park / Engineer

PREPARED BY

H. M. Yoon / Engineer

J. H. Shin / Engineer

Product Engineering Dept. LG Display Co., Ltd

...

Ver. 1.1

Jan. 7, 2011



## **Contents**

No	ITEM					
	COVER	1				
	CONTENTS	2				
	RECORD OF REVISIONS	3				
1	GENERAL DESCRIPTION	4				
2	ABSOLUTE MAXIMUM RATINGS	5				
3	ELECTRICAL SPECIFICATIONS					
3-1	ELECTRICAL CHARACTREISTICS	6-7				
3-2	INTERFACE CONNECTIONS	8				
3-3	eDP SIGNAL TIMING SPECIFICATION	9-10				
3-4	SIGNAL TIMING SPECIFICATIONS	11				
3-5	SIGNAL TIMING WAVEFORMS	11				
3-6	COLOR INPUT DATA REFERNECE	12				
3-7	POWER SEQUENCE	13				
4	OPTICAL SFECIFICATIONS	14-17				
5	MECHANICAL CHARACTERISTICS	18-21				
6	RELIABLITY	27				
7	INTERNATIONAL STANDARDS					
7-1	SAFETY	28				
7-2	EMC	28				
7-3	Environment	28				
8	PACKING					
8-1	DESIGNATION OF LOT MARK	29				
8-2	PACKING FORM	29				
9	PRECAUTIONS	30-31				
Α	APPENDIX. Enhanced Extended Display Identification Data	32-34				




## **RECORD OF REVISIONS**

Revision No	Revision Date	Page	Description	
0.0	May. 10. 2010	-	First Draft (Preliminary Specification)	-
0.1	May. 19. 2010	8	Updated Connector pinmap (#50)	-
		10	Updated Timing table	
0.2	Aug. 11.2010	19	Updated Rear view	0.3
0.2	7.ug <u>=</u> 0.0	20	Updated Label information	0.0
		31	Updated EDID data	
0.3	Sep. 10. 2010	6	Updated Power Consumption	-
		13	Updated Optical Spec.	
		15	Updated Gray scale	
0.4	Sep. 28, 2010	31-33	Updated EDID File (Check sum : A3 → DB)	0.4
0.5	Oct. 21, 2010	31~33	Updated EDID File (color coordinates)	0.5
1.0	Dec. 17. 2010	10	Insert the Eye diagram Spec.	
		32~34	Updated EDID File (Check sum : DB → 27 )	1.0
1.1	Jan. 7, 2011	20	Updated Mechanic diagram	
1.2	May. 4. 2011	· · · · · · · · · · · · · · · · · · ·	Updated Revision (A01 → A02)	
[				



### 1. General Description

The LP173WF2 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 17.3 inches diagonally measured active display area with FHD resolution (1920 horizontal by 1080 vertical pixel array). Each pixel is divided into Red, Green and Blue subpixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors. The LP173WF2 has been designed to apply the interface method that enables low power, high speed, low EMI. The LP173WF2 is intended to support applications where thin thickness, high brightness are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP173WF2 characteristics provide an excellent flat display for office automation products such as Notebook PC.



#### **General Features**

Active Screen Size	17.3 inches diagonal
Outline Dimension	381.888(Typ. H) × 214.812(Typ. V) × 6.5(D, Max.) [mm]
Pixel Pitch	0.199 × 0.199 mm
Pixel Format	1920 horiz. by 1080 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	400 cd/m²(Typ.)
Power Consumption	Total 60Hz : 16.3W, Total 120Hz + VBl32% : 20 W (Typ.)
Weight	650g (Max.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Glare treatment of the front Polarizer
RoHS Compliance	Yes
BFR/PVC/As Free	Yes for all.



### 2. Absolute Maximum Ratings


The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

**Table 1. ABSOLUTE MAXIMUM RATINGS** 

Parameter	Symbol Values  Min Max		Units	Notes	
Farameter			Offics		
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 ± 5°C
Operating Temperature	Тор	0	50	°C	1
Storage Temperature	Нѕт	-20	60	°C	1
Operating Ambient Humidity	Нор	10	90	%RH	1
Storage Humidity	Нѕт	10	90	%RH	1

Note: 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be 39°C Max, and no condensation of water.





## 3. Electrical Specifications

#### 3-1. Electrical Characteristics

The LP173WF2 requires two power inputs. The first logic is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second backlight is the input about LED BL with LED Driver.


Table 2. ELECTRICAL CHARACTERISTICS

<b>D</b> (	• • • • •		Values				
Parameter	Symbol	Min	Тур	Max	Unit	Notes	
LOGIC:							
Power Supply Input Voltage		Vcc	4.5	5.0	5.5	V	1
Power Supply Input Current (2D)	Mosaic	lcc	-	750	880	^	
Power Supply Input Current (3D)	Mosaic	Icc	-	1300	1500	mA	
Power Consumption (2D)	Mosaic	Pcc	-	3.8	4.4		2
Power Consumption(3D)	Mosaic	Pcc	-	6.5	7.5	W	
Power Supply Inrush Current	:	Icc_p	-	-	2000	mA	4
eDP Impedance		ZeDP	90	100	110	Ω	5
BACKLIGHT : ( with LED Driver)							
LED Power Input Voltage		VLED	7.0	12.0	21.0	V	6
LED Power Input Current		ILED	-	960	1000	mA	7
LED Power Consumption		PLED	-	11.5	12	W	7
LED Power Inrush Current		ILED_P	-	-	1000	mA	8
PWM Duty Ratio			5	-	100	%	9
PWM Jitter		-	0	-	0.2	%	10
PWM Impedance		Zpwm	450	500	550	kΩ	
PWM Frequency		Fрwм	200	-	1000	Hz	11
PWM High Level Voltage	$V_{PWM\_H}$	3.0	-	3.6	V		
PWM Low Level Voltage		$V_{PWM\_L}$	0	-	0.3	V	
LED_EN Impedance	Zpwm	450	500	550	kΩ		
LED_EN High Voltage	VLED_EN_H	3.0	-	3.6	V		
LED_EN Low Voltage	VLED_EN_L	0	-	0.3	V		
Life Time			12,000	-	_	Hrs	12



#### Note)


- 1. The measuring position is the connector of LCM and the test conditions are under 25°C, fv = 60Hz.
- 2. The specified Icc current and power consumption are under the Vcc = 5V ,  $25^{\circ}$ C, fv = 60Hz or 120Hz+VBI condition.






Black Pattern

- This Spec. is the max load condition for the cable impedance designing.
- The below figures are the measuring Vcc condition and the Vcc control block LGD used. The Vcc condition is same as the minimum of T1 at Power on sequence.



- 5. This impedance value is needed for proper display and measured from eDP Tx to the mating connector.
- The measuring position is the connector of LCM and the test conditions are under 25℃.
- 7. The current and power consumption with LED Driver are under the Vled = 12.0V, 25℃, Dimming of Max luminance and White pattern with the normal frame frequency operated (60Hz).
- 8. The below figures are the measuring Vled condition and the Vled control block LGD used.

VLED control block is same with Vcc control block.



- 9. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 10. If Jitter of PWM is bigger than maximum, it may induce flickering.
- 11. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 12. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value specified in table 7. under general user condition.



### 3-2. Interface Connections

This LCD employs two interface connections, a 50 pin connector used for the module electronics interface and the other connector used for the integral backlight system.

Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)


Pin	Symbol	Description	Notes
1	NC	Reserved	[Interface Chip]
2	NC NC	Reserved	1. LCD :
3	ĠŃĎ	Ground	MStar, MST7339Y(LCD Controller)
4	Lane3_N	Signal Link Lane3	Including eDP Receiver.
5	Lane3_P	Signal Link Lane3	2. System : ANX9806 or equivalent
6	ĠŃĎ	Ground	2. System : 7 ii 17 toose or equivalent
7	Lane2_N	Signal Link Lane2	
8	Lane2_P	Signal Link Lane2	[Cammastan]
9	ĠŃĎ	Ground	[Connector]
10	Lane1_N	Signal Link Lane1	JAE FI-VHP50 or equivalent
11	Lane1_P	Signal Link Lane1	
12	ĠNĎ	Ground	[Mating Connector]
13	Lane0_N	Signal Link Lane0	JAE FI-VHP50 series or equivalent
14	Lane0_P	Signal Link Lane0	(micro-coax type)
15	ĠND	Ground	
16	AUX_CH_P	Signal Auxiliary Ch.	[Connector pin arrangement]
17	AUX_CH_N	Signal Auxiliary Ch.	
18	ĠNĎ	Ground	50 1
19	Vcc	LCD logic input power	Π ΠΠ Π
20	Vcc	LCD logic input power	
21	Vcc	LCD logic input power	
22	Vcc	LCD logic input power	[LCD Module Rear View]
23	Vcc	LCD logic input power	[LOD Woddle Real View]
24	Vcc	LCD logic input power	
25	Vcc	LCD logic input power	
26	Vcc	LCD logic input power	
27	Vcc	LCD logic input power	
28	Vcc	LCD logic input power	
29	ĠND	Ground	
30	ĠNĎ	Ground	
31	ĠŃĎ	Ground	
32	ĠNĎ	Ground	
33	Bist	Bist	
34	ĠNĎ	Ground	
35	HPD	Hot plug Detection Pin	
36	GND	Ground	
37	ĠNĎ	Ground	
38	ĠNĎ	Ground	
39	GND	Ground	
40	LED_EN	Backlight On/Off Control	
4142	PWM NC	PWM for luminance control Reserved	
42 .	NC	Reserved	
43 .	ĠNĎ	Ground	
44 45	Ared	LED Power Supply 7V-21V	
45 46	Ared	LED Power Supply 7V-21V	
46 47	ALED	LED Power Supply 7V-21V	
47	Ared	LED Power Supply 7V-21V	
49	GND	Ground	
50	NC	Reserved	



## 3-3. eDP Signal Timing Specifications

### 3-3-1. DC Specification

The VESA Display Port related AC specification is compliant with the VESA Display Port Standard v1.1a.



Description	Symbol	Min	Max	Unit	Notes
Differential peak-to-peak Input voltage		120	-	m\/	For high bit rate
	VDIFF p-p	40	-	mV	For reduced bit rate
Rx DC common mode voltage	Vсм	0	2.0	V	-

## 3-3-2. AC Specification


The VESA Display Port related AC specification is compliant with the VESA Display Port Standard v1.1a.

Description	Symbol	Min	Тур	Max	Unit	Notes
Unit Interval for high bit rate (2.7Gbps/lane)	UI_High_Rate	1	370	-	ps	Range is nominal ±350ppm.  DisplayPort Link Rx does not require local crystal for link
Unit Interval for high bit rate (1.62Gbps/lane)	UI_Low_Rate	-	617	-	ps	clock generation
Lane-to-Lane skew	V Rx-SKEW- INTER_PAIR		1	5200	ps	-
Lana intra pair akaw	V Rx-SKEW-	•	•	100	ps	For high bit rate
Lane intra-pair skew	INTRA_PAIR	-	-	300	ps	For reduced bit rate



## 3-3-3. Eye Diagram

The VESA Display Port related Eye Diagram is compliant with the VESA Display Port Standard v1.1a.



Main Link	Position	Spec.
Lane 0	Point2	Min 150mV
~	~	
Lane 3	Point4	
Lane 0	Point1	(2.7Gbps, min 188.33ps)
~	~	min 188.33ps)
Lane 3	Point3	




## 3-4. Signal Timing Specifications

This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of eDP Tx/Rx for its proper operation.

**Table 4. TIMING TABLE** 

ITEM	Symbol		Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	f <sub>CLK</sub>	-	37.1	100	MHz	2D (148.5MHz@60Hz) 3D (396MHz@120+VBI)
	Period	t <sub>HP</sub>	520	550	550		
Hsync	Width	t <sub>WH</sub>	5	11	11	tCLK	
	Width-Active	tw <sub>HA</sub>	480	480	480		
	Period	$t_{VP}$	1120	1125	1980		
Vsync	Width	t <sub>WV</sub>	5	5	5	tHP	
	Width-Active	tw <sub>VA</sub>	1080	1080	1080		
	Horizontal back porch	t <sub>HBP</sub>	30	37	37	tCLK	
Data	Horizontal front porch	t <sub>HFP</sub>	5	22	22	ICLK	
Enable	Vertical back porch	t <sub>VBP</sub>	32	36	892	tHP	
	Vertical front porch	t <sub>VFP</sub>	3	4	5	וחד	

### 3-5. Signal Timing Waveforms





### 3-6. Color Input Data Reference

The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 5. COLOR DATA REFERENCE

						Input Color Data													
	Color			RE	ΕD					GRE	EEN					BL	UE		
			3				LSB						LSB	MSE					LSB
	I	R 5	R 4	R 3	R 2	R 1	R 0	G 5	G 4	G 3	G 2	G 1	G 0	B 5	B 4	В 3	B 2	B 1	B 0
	Black	0				0	0	0			0		0	0	0	0	0	0	0
	Red	1 				1	1	0	0	0	0		0	0		0		0	0
	Green	0	0			0	0	1	1 			1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	. 1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
ļ •	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED																			
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN																	 		
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
BLUE		ļ			 			ļ			 						 		
	BLUE (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	BLUE (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1






Table 6. POWER SEQUENCE TABLE

Logic		Units			
Parameter	Min.	Тур.	Max.	Units	
T <sub>1</sub>	0.5	•	10	ms	
T <sub>2</sub>	100	•	200	ms	
T <sub>3</sub>	50	75	ı	ms	
$T_4$	0	1	ı	ms	
T <sub>5</sub>	0	1	ı	ms	
T <sub>6</sub>	500	-	-	ms	
T <sub>7</sub>	3	-	10	ms	
T <sub>8</sub>	200	-	-	ms	

LED		Value							
Parameter	Min.	Тур.	Max.	Units					
T <sub>9</sub>	200	-	-	ms					
T <sub>10</sub>	0	•	-	ms					
T <sub>11</sub>	0	•	-	ms					
T <sub>12</sub>	0.5	1	1	ms					
T <sub>13</sub>	0	1	5000	ms					
T <sub>14</sub>	10	1	-	ms					
T <sub>15</sub>	10	-	-	ms					

#### Note)

- 1. Do not insert the mating cable when system turn on.
- 2. Valid Data have to meet "3-3. eDP Signal Timing Specifications"
- 3. LVDS, LED EN and PWM need to be on pull-down condition on invalid status.
- 4. LGD recommend the rising sequence of VLED after the Vcc and valid status of LVDS turn on.
- 5. This sequence is adapted for 3D nVidia GPU & nVidia Glasses only.

Ver. 1.2 May. 4. 2011 13/ 34



### 4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 20 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\Phi$  and  $\Theta$  equal to  $0^{\circ}$ .

FIG. 1 presents additional information concerning the measurement equipment and method.

Optical Stage(x,y)

1°

500mm±50mm

FIG. 1 Optical Characteristic Measurement Equipment and Method

Table 7. OPTICAL CHARACTERISTICS

Ta=25°C, VCC=5.0V,  $f_V$ =60Hz,  $f_{CLK}$ = 148.5MHz

Dore	am atar	Cumbal		Values	Linita	Notes	
Pala	ameter	Symbol	Min	Тур	Max	Units	Notes
Contrast Ratio		CR	500	-	-		1
Surface Luminan	ce, white	L <sub>WH</sub>	340	400	-	cd/m <sup>2</sup>	2
Luminance Varia	tion	δ <sub>WHITE</sub>	-	1.4	1.6		3
Response Time	Black to White	$\operatorname{Tr}_{R+}\operatorname{Tr}_{D}$	-	5	12	ms	4
Response nine	Gray to Gray	$Tr_{R+}Tr_{D}$	-	4	6	ms	5
Color Coordinate	S						
	RED	RX	0.612	0.642	0.672	1	
		RY	0.315	0.345	0.375		
	GREEN	GX	0.309	0.339	0.369	·····	
		GY	0.590	0.620	0.650		
	BLUE	ВХ	0.118	0.148	0.178	[ · · · · · · · · · · · · · · · · · · ·	
		BY	0.032	0.062	0.092	[	
	WHITE	WX	0.283	0.313	0.343	[	
		WY	0.299	0.329	0.359	[	
Viewing Angle						]	6
x axis	s, right(Φ=0°)	Θr	60	-	-	degree	
x axis, left ( $\Phi$ =180°)		Θl	60	-	-	degree	
y axis, up (Φ=90°)		Θu	50	-	-	degree	
y axis, down (Φ=270°)		Θd	50	-	-	degree	
Gray Scale							7



#### Note)

Contrast Ratio(CR) is defined mathematically as

Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

$$LWH = Average(L1,L2, ... L5)$$

The variation in surface luminance, The panel total variation (δ WHITE) is determined by measuring LN
at each test position 1 through 13 and then defined as following numerical formula.
 For more information see FIG 2.

$$\delta \, \text{WHITE(} = \frac{\text{Maximum(L1,L2, ... L13)} - \text{Minimum(L1,L2, ... L13)}}{\text{Maximum(L1,L2, ... L13)}} \quad * \quad 100(\%)$$

- 4. Response time is the time required for the display to transition from white to black (rise time, TrR) and from black to white(Decay Time, TrD). For additional information see FIG 3.
- 5. The gray to gray response time is defined as the following table and shall be measured by switching the input signal for "Gray To Gray".
- Gray step: 5 step
- TGTG (Typ) is the typical specification of total average time at rising time and falling time for 'Gray to Gray'.
- TGTG (Max) is the maximum specification of total average time at rising time and falling time for 'Gray to Gray'.

Gray to Gray		Rising Time							
Gray to Gr	Gray to Gray		G47	G31	G15	G0			
	G63								
	G47								
Falling Time	G31								
	G15								
	G0								

6. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.

Ver. 1.2 May. 4. 2011 15/ 34



### 7. Gray scale specification


\* fV = 60Hz

Gray Level	Luminance [%] (Typ)				
L0	0.1				
L7	0.8				
L15	4.25				
L23	10.9				
L31	• 4				
	34.8				
L47	52.5				
L55	74.2				
L63	100				



#### FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>




H,V : ACTIVE AREA


A: H/4 mm B: V/4 mm C: 10 mm D: 10 mm

POINTS: 13 POINTS

### FIG. 3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".







### 5. Mechanical Characteristics


The contents provide general mechanical characteristics for the model LP173WF2. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal (A)	398.1 ± 0.50mm				
Outline Dimension	Vertical (B)	232.8 ± 0.50mm				
	Thickness	6.5mm(Max.)				
Bezel Area	Horizontal	1.5mm Min.( Lager than Active Display Area )				
Dezei Alea	Vertical	1.5mm Min.( Lager than Active Display Area )				
Active Display Area	Horizontal	381.89mm				
Active Display Area	Vertical	214.81mm				
Weight	650g (Max.)					
Surface Treatment	Glare treatment of the	e front polarizer (Haze 0%)				



<FRONT VIEW>


Note) Unit:[mm], General tolerance: ± 0.5mm






<REAR VIEW>

Note) Unit:[mm], General tolerance: ± 0.5mm





### [ DETAIL DESCRIPTION OF SIDE MOUNTING SCREW ]




\* Screw Length(A) : Max : 2.5, Min : 2.0

\* Screw Depth(B): Min 2.5

\* Screw Torque : Max 2.5kgf.cm (Measurement Gauge:Torque Meter)

### [ DETAIL INFORMATION OF PPID LABEL AND REVISION CODE ]




#### \* PPID Label Revision:

It is subject to change with Dell event. Please refer to the below table for detail.

Classification	No Change	1st Revision	2nd Revision		9th Revision	
SST(WS)	X00	X01	X02	•••	A09	•••
PT(ES)	X10	X11	X12	•••	A19	
ST(CS)	X20	X21	X22	•••	A29	•••
XB(MP)	A00	A01	A02		A09	




### LGD Proposal for system cover design.(Appendix)






### LGD Proposal for system cover design.






LGD Proposal for system cover design.





LGD Proposal for system cover design.

7 Checking the path of System LVDS Cable.



Notes

- At least 1.0mm gap (A) is required to secure from any damage by overlapping system cable and LCM (This overlap may cause a Abnormal Display after hinge test)
- 2."Flat" type of LVDS cable is more recommended than "Cylinderical" type .
- 3. Making LVDS Cable Guide will give better performance . (Refer to detail "A")

Ver. 1.2 May. 4. 2011 25/ 34



Ver. 1.2

### **Product Specification**

LGD Proposal for system cover design. 8 Securing additional gap between front cover & LCD at edge of front cover. "A": Overlap between Front Cover & Liquid Crystal area No Good Panel Size Front Bezel Open Size **Front Cover** Active Area **Liquid Crystal** Cell **Supporter Main Back Cover** Good Front Cover **Supporter Main Back Cover** Recess Depth(B): ?.?mm Resses Recess Width(A): Up / Down /Left /Right  $Width(\widehat{\mathbb{A}})$ : ?.?mm Recess Depth(B): Up / Down /Left /Right 1. Active area which is filled with Liquid Crystal is sensitive against external stress, so additional gap to make recess area on the edge of Notes front cover will be helpful to prevent mechanical Ripple. (Dimension of Recess depends on each model design)



## 6. Reliability

#### Environment test condition

No.	Test Item	Conditions
1	High temperature storage test	Ta= 60°C, 240h
2	Low temperature storage test	Ta= -20°C, 240h
3	High temperature operation test	Ta= 50°C, 50%RH, 240h
4	Low temperature operation test	Ta= 0°C, 240h
5	Vibration test (non-operating)	Sine wave, 5 ~ 150Hz, 1.5G, 0.37oct/min 3 axis, 30min/axis
6	Shock test (non-operating)	<ul> <li>No functional or cosmetic defects following a shock to all 6 sides delivering at least 180 G in a half sine pulse no longer than 2 ms to the display module</li> <li>No functional defects following a shock delivering at least 200 g in a half sine pulse no longer than 2 ms to each of 6 sides. Each of the 6 sides will be shock tested with one each display, for a total of 6 displays</li> </ul>
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr

#### { Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.



#### 7. International Standards

### 7-1. Safety

- a) UL 60950-1, Second Edition, Underwriters Laboratories Inc.
  Information Technology Equipment Safety Part 1 : General Requirements.
- b) CAN/CSA C22.2 No.60950-1-07, Second Edition, Canadian Standards Association. Information Technology Equipment Safety Part 1 : General Requirements.
- c) EN 60950-1:2006 + A11:2009, European Committee for Electrotechnical Standardization (CENELEC). Information Technology Equipment Safety Part 1 : General Requirements.
- d) IEC 60950-1:2005, Second Edition, The International Electrotechnical Commission (IEC). Information Technology Equipment Safety Part 1 : General Requirements.

#### 7-2. EMC

- a) ANSI C63.4 "American National Standard for Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electronic Equipment in the Range of 9 kHz to 40 GHz." American National Standards Institute (ANSI), 2003.
- b) CISPR 22 "Information technology equipment Radio disturbance characteristics Limit and methods of measurement." International Special Committee on Radio Interference (CISPR), 2005.
- c) CISPR 13 "Sound and television broadcast receivers and associated equipment Radio disturbance characteristics – Limits and method of measurement." International Special Committee on Radio Interference (CISPR), 2006.

#### 7-3. Environment

a) RoHS, Directive 2002/95/EC of the European Parliament and of the council of 27 January 2003



## 8. Packing

### 8-1. Designation of Lot Mark

a) Lot Mark

Α	В	С	D	Е	F	G	Н	I	J	К	L	М	
---	---	---	---	---	---	---	---	---	---	---	---	---	--

A,B,C : SIZE(INCH) D : YEAR

E: MONTH  $F \sim M$ : SERIAL NO.

#### Note

#### 1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

#### 2. MONTH

Month	Jan	Feb	Mar	Apr	Мау	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	Α	В	С

#### b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

## 8-2. Packing Form

a) Package quantity in one box: 20pcs

b) Box Size: 490mm X 390mm X 298mm



#### 9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

#### 9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to t h e module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment.
  Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.
- (10) When handling the LCD module, it needs to handle with care not to give mechanical stress to the PCB and Mounting Hole area."

#### 9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage :  $V=\pm\ 200mV(Over\ and\ under\ shoot\ voltage)$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

Ver. 1.2 May. 4. 2011 30/ 34



#### 9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

#### 9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

#### 9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

#### 9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.
  - Please carefully peel off the protection film without rubbing it against the polarizer.
- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



## APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 1/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)	
	0	00	Header	00	00000000	
	1	01	Header	FF	11111111	
_	2	02	Header	FF	11111111	
Header	3	03	Header	FF	11111111	
ean	4	FF	11111111			
H	4 04 Header 5 05 Header					
	6	FF	11111111			
	7	07	Header	00	00000000	
	8	08	ID Manufacture Name LGD	30	00110000	
	9	09	ID Manufacture Name	E4	11100100	
ч.	10	0A	ID Product Code 02C5h	C5	11000101	
ncı	11	0B	( Hex. LSB first )	02	00000010	
po.	12	0C	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000	
P	13	0D	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000	
r'	14	0E	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000	
opı	15	0F	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000	
Vendor / Product	16	10	Week of Manufacture - Optinal January 1th week : 1 weeks	01	00000001	
	17	11	Year of Manufacture 2010 years	14	00010100	
	18	12	EDID structure version # = 1	01	00000001	
	19	13	EDID revision # = 4	04	00000100	
	20	14	Video input Definition = Input is a Digital Video signal Interface , Colo Bit Depth : 6 Bits per Primary Color , Digital Video Interface Standard Supported: DisplayPort is supported	95	10010101	
	21	15	Horizontal Screen Size (Rounded cm) = 38 cm	26	00100110	
lay	22	16	Vertical Screen Size (Rounded cm) = 21 cm	15	00010101	
Display	23	17	Display Transfer Characteristic (Gamma) = (gamma*100)-100 = Example:(2.2*100)-100=120 = 2.2 Gamma	78	01111000	
ď	24	18	Feature Support [ Display Power Management(DPM): Standby Mode is not supported, Suspend Mode is not supported, Active Off = Very Low Power is not supported ,Supported Color Encoding Formats: RGB 4:4:4 ,Other Feature Support Flags: No_sRGB, Preferred Timing Mode, No_Display is continuous frequency (Multi-mode_Base EDID and Extension Block).]	02	0000010	
	25	19	Red/Green Low Bits (RxRy/GxGy)	5F	01011111	
+	26	1A	Blue/White Low Bits (BxBy/WxWy)	35	00110101	
'nc	27	1B	Red X   Rx = 0.642	A4	10100100	
rod	28	1C	Red Y Ry = 0.345	58	01011000	
P	29	1D	Green X $Gx = 0.339$	56	01010110	
Vendor / Product	30	1E	Green Y Gy = 0.620	9E	10011110	
nde	31	1F	Blue X $Bx = 0.148$	26	00100110	
Vei	32	20	Blue Y By = 0.062	0F	00001111	
	33	21	White X $Wx = 0.313$	50	01010000	
	34	22	White Y Wy = 0.329	54	01010100	
p;	35	23	Established timing 1 ( Optional_00h if not used)	00	00000000	
Establ ished	36	24	Established timing 2 ( Optional_00h if not used)	00	00000000	
E	37	25	Manufacturer's timings ( Optional_00h if not used)	00	00000000	
	38	26	Standard timing ID1 ( Optional_01h if not used)	01	00000001	
	39	27	Standard timing ID1 ( Optional_01h if not used)	01	00000001	
	40	28	Standard timing ID2 ( Optional_01h if not used)	01	00000001	
	41	29	Standard timing ID2 ( Optional_01h if not used)	01	00000001	
Œ	42	2A	Standard timing ID3 ( Optional_01h if not used)	01	00000001	
Bu	43	2B	Standard timing ID3 ( Optional_01h if not used)	01	00000001	
mi	44	2C	Standard timing ID4 ( Optional_01h if not used)	01	00000001	
T	45	2D	Standard timing ID4 ( Optional_01h if not used)	01 01	00000001	
ud	46	2E 2F	Standard timing ID5 ( Optional_01h if not used)		00000001 00000001	
Standard Timing ID	47 48	30	Standard timing ID5 ( Optional_01h if not used) Standard timing ID6 ( Optional_01h if not used)	01	0000001	
itaı	48	31	Standard timing ID6 ( Optional_01n if not used) Standard timing ID6 ( Optional_01n if not used)	01	0000001	
∞2	50	32	Standard timing ID6 ( Optional_01n if not used) Standard timing ID7 ( Optional_01h if not used)	01 01	0000001	
	51	33	Standard timing ID7 ( Optional_01th if not used)  Standard timing ID7 ( Optional_01th if not used)	01	0000001	
	52	34	Standard timing ID8 ( Optional_01h if not used)	01	0000001	
	34	L 34	Paradata annug 220 ( Optionia_oth it not asoa)	01	0000001	



## APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 2/3

	(Dec)	(Hex)	Field Name and Comments	(Hex)	Value (Bin)
	54	36	Pixel Clock/10,000 (LSB) 148.5 MHz @ 60Hz	02	00000010
	55	37	Pixel Clock/10,000 (MSB)	3A	00111010
	56	38	Horizontal Active (HA) (lower 8 bits) 1920 Pixels	80	10000000
	57	39	Horizontal Blanking (HB) (lower 8 bits) 280 Pixels	18	00011000
	58	3A	Horizontal Active / Horizontal Blanking(HA HB) (upper 4:4bits)	71	01110001
	59	3B	Vertical Avtive (VA) 1080 Lines	38	00111000
[#	60	3C	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 45 Lines	2D	00101101
tor	61	3D	Vertical Active / Vertical Blanking (VA VB) (upper 4:4bits)	40	01000000
rip	62	3E	Horizontal Front Porch in pixels (HF) (lower 8 bits) 88 Pixels	58	01011000
ssc	63	3F	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 44 Pixels	2C	00101100
Timing Descriptor #1	64	40	Vertical Front Porch in lines (VF) (lower 4 bits): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 4 Lines: 5 Lines	45	01000101
ni	65	41	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
Tü	66	42	Horizontal Vedio Image Size (mm) (lower 8 bits) 382 mm	7E	01111110
	67	43	Vertical Vedio Image Size (mm) (lower 8 bits) 215 mm	D7	11010111
	68	44	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	71	47	Non-Interlace, Normal display, no stereo, Digital Separate [ Vsync_NEG, Hsync_POS (outside of V-sync) ]	1B	00011011
	72	48	Pixel Clock/10,000 (LSB) 396.36 MHz @ 100Hz	D4	11010100
	73	49	Pixel Clock/10,000 (MSB)	9A	10011010
	74	4A	Horizontal Active (HA) (lower 8 bits) 1920 Pixels	80	10000000
	75	4B	Horizontal Blanking (HB) (lower 8 bits) 968 Pixels	C8	11001000
	76	4C	Horizontal Active / Horizontal Blanking(HA HB) (upper 4:4bits)	73	01110011
	77	4D	Vertical Avtive (VA) 1080 Lines	38	00111000
#	78	4E	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 292 Lines	24	00100100
tor	79	4F	Vertical Active / Vertical Blanking (VA VB) (upper 4:4bits)	41	01000001
rip	80	50	Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 Pixels	30	00110000
SC	81	51	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 32 Pixels	20	00100000
Timing Descriptor #2	82	52	Vertical Front Porch in lines (VF) (lower 4 bits): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 3 Lines: 5 Lines	35	00110101
nin	83	53	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
Tin	84	54	Horizontal Vedio Image Size (mm) (lower 8 bits) 382 mm	7E	01111110
	85	55	Vertical Vedio Image Size (mm) (lower 8 bits) 215 mm	D7	11010111
	86	56	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	87	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	88	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	89	59	Non-Interlace, Normal display, no stereo, Digital Separate [ Vsync_NEG, Hsync_POS (outside of V-sync) ]	1B	00011011
	90	5A	Pixel Clock/10,000 (LSB) 396.36 MHz @ 110Hz	D4	11010100
	91	5B	Pixel Clock/10,000 (MSB)	9A	10011010
	92	5C	Horizontal Active (HA) (lower 8 bits) 1920 Pixels	80	10000000
	93	5D	Horizontal Blanking (HB) (lower 8 bits) 968 Pixels	C8	11001000
	94	5E	Horizontal Active / Horizontal Blanking(HA HB) (upper 4:4bits)	73	01110011
3	95	5F	Vertical Avtive (VA) 1080 Lines	38	00111000
# J.	96	60	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 168 Lines	A8	10101000
) to	97	61	Vertical Active / Vertical Blanking (VA VB) (upper 4:4bits)	40	01000000
cri	98	62	Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 Pixels	30	00110000
ese	99	63	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 32 Pixels	20	00100000
Timing Descriptor #3	100	64	Vertical Front Porch in lines (VF) (lower 4 bits): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 3 Lines: 5 Lines	35	00110101
mi	101	65	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
Ti	102	66	Horizontal Vedio Image Size (mm) (lower 8 bits) 382 mm	7E	01111110
	103	67	Vertical Vedio Image Size (mm) (lower 8 bits) 215 mm	D7	11010111
	104	68	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	105	69	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	106	6A	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000



## APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 3/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments		Value (Hex)	Value (Bin)
	108	6C	Pixel Clock/10,000 (LSB)	396.36 MHz @ 120Hz	D4	11010100
	109	6D	Pixel Clock/10,000 (MSB)		9A	10011010
	110	6E	Horizontal Active (HA) (lower 8 bits)	1920 Pixels	80	10000000
	111	6F	Horizontal Blanking (HB) (lower 8 bits)	968 Pixels	C8	11001000
	112	70	Horizontal Active / Horizontal Blanking(HA HB) (upper 4:4bits)		73	01110011
4	113	71	Vertical Avtive (VA)	1080 Lines	38	00111000
# J	114	72	Vertical Blanking (VB) (DE Blanking typ.for DE only panels)	64 Lines	40	01000000
pto	115	73	Vertical Active / Vertical Blanking (VA VB) (upper 4:4bits)		40	01000000
cri	116	74	Horizontal Front Porch in pixels (HF) (lower 8 bits)	48 Pixels	30	00110000
ese	117	75	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits)	32 Pixels	20	00100000
Timing Descriptor #4	118	76	Vertical Front Porch in lines (VF) (lower 4 bits): Vertical Sync Pluse Width in lines 3 Lines: 5 Lines	s (VS) (lower 4 bits)	35	00110101
mi	119	77	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width	(upper 2bits)	00	00000000
Ti	120	78	Horizontal Vedio Image Size (mm) (lower 8 bits)	382 mm	<b>7</b> E	01111110
	121	79	Vertical Vedio Image Size (mm) (lower 8 bits)	215 mm	D7	11010111
	122	7A	Horizontal Image Size / Vertical Image Size (upper 4 bits)		10	00010000
	123	7B	Horizontal Border = 0 (Zero for Notebook LCD)		00	00000000
	124	7C	Vertical Border = 0 (Zero for Notebook LCD)		00	00000000
	125	7D	Non-Interlace, Normal display, no stereo, Digital Separate [ Vsync_NEG, Hsync_PO	S (outside of V-sync) ]	1B	00011011
u u	126	7E	Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0)		01	00000000
Che cksu m	127	<b>7F</b>	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)		27	00101000