

SPECIFICATION FOR APPROVAL

(♠) Preliminary Specification


) Final Specification


Title 15.6" HD TFT LCD

Customer	
MODEL	

SUPPLIER	LG Display Co., Ltd.			
*MODEL	LP156WH3			
Suffix	TPT2			

*When you obtain standard approval, please use the above model name without suffix





LG Display Co., Ltd



Contents

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6-7
3-2	INTERFACE CONNECTIONS	8
3-3	eDP SIGNAL TIMING SPECIFICATION	9
3-4	SIGNAL TIMING SPECIFICATIONS	10
3-5	SIGNAL TIMING WAVEFORMS	10
3-6	COLOR INPUT DATA REFERNECE	11
3-7	POWER SEQUENCE	12
4	OPTICAL SFECIFICATIONS	13-15
5	MECHANICAL CHARACTERISTICS	16-18
6	RELIABLITY	19
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	20
7-2	EMC	20
7-3	Environment	20
8	PACKING	
8-1	DESIGNATION OF LOT MARK	21
8-2	PACKING FORM	21
9	PRECAUTIONS	22-23
Α	APPENDIX. Enhanced Extended Display Identification Data	24-26




RECORD OF REVISIONS

Revision No	Revision Date	Page	Description	EDID ver
0.0	Aug. 30. 2012	-	First Draft (Preliminary Specification)	-
0.1	Jan. 8. 2013	4, 6	Update Power Consumption	
		6	Change Max. PWM Freq (1000Hz \rightarrow 2000Hz)	
		8	Update P-Vcom Address & CNT Pin No.	
		12	Change Power Sequence	
		13	Update Color coordinates	
		14	Update Gray Scale	
		17 - 18	Change Mechanical Drawing	
		21	Update Packing Form	
		24 - 26	Update EDID	0.1
		10	Update Timing Table.	
		24 - 26	Update EDID	0.2
1.0	Aug. 6. 2013	-	Final Version	1.0



1. General Description

The LP156WH3 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally black mode. This TFT-LCD has 15.6 inches diagonally measured active display area with HD resolution (1366 horizontal by 768 vertical pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors. The LP156WH3 has been designed to apply the interface method that enables low power, high speed, low EMI. The LP156WH3 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP156WH3 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	15.6 inches diagonal
Outline Dimension	359.5(H, Typ.) × 217.2(V, Typ.) × 3.8(D, Max.) [mm] (with PCB Board)
Pixel Pitch	0.252mm X 0.252 mm
Pixel Format	1366 horiz. by 768 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	200 cd/m²(Typ.)
Power Consumption	Total 3.2 W(Typ.) Logic : 0.7 W (Typ.@ Mosaic), B/L : 2.5 W (Typ.@VLED12V)
Weight	400g (Max.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Anti glare treatment of the front Polarizer
RoHS Compliance	Yes
BFR / PVC / As Free	Yes for all



2. Absolute Maximum Ratings


The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Parameter	Symbol	Val	ues	Units	Notes	
Falameter	Symbol	Min	Max	Units	notes	
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 \pm 5°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Нѕт	-20	60	°C	1	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1	

Table 1. ABSOLUTE MAXIMUM RATINGS

Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.

Note : 2. Storage Condition is guaranteed under packing condition.



Dry Bulb Temperature [℃]

3. Electrical Specifications

3-1. Electrical Characteristics

The LP156WH3 requires two power inputs. The first logic is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second backlight is the input about LED BL with LED Driver.


Demonster		0		Values			Notes
Parameter		Symbol	Min	Тур	Мах	Unit	
LOGIC :							
Power Supply Input Voltage		Vcc	3.0	3.3	3.6	V	1
Power Supply Input Current Mosaic		lcc	-	220	255	mA	2
Power Consumption		Pcc	-	0.7	0.8	W	2
Power Supply Inrush Current		ICC_P	-	-	1500	mA	3
Differential Impedance		Zm	90	100	110	Ω	4
BACKLIGHT : (with LED Drive	er)						
LED Power Input Voltage		Vled	6.0	12.0	21.0	V	5
LED Power Input Current		ILED	-	210	230	mA	6
LED Power Consumption		Pled	-	2.5	2.8	W	6
LED Power Inrush Current		ILED_P	-	-	2000	mA	7
PWM Duty Ratio			5	-	100	%	8
PWM Jitter		-	0	-	0.2	%	9
PWM Impedance		Zрwm	20	40	60	kΩ	
PWM Frequency		Fpwm	200	-	2000	Hz	10
PWM High Level Voltage		V _{PWM_H}	3.0	-	3.6	V	
PWM Low Level Voltage		V _{PWM_L}	0	-	0.3	V	
LED_EN Impedance		Zрwм	20	40	60	kΩ	
LED_EN High Voltage		Vled_en_h	3.0	-	3.6	V	
LED_EN Low Voltage		Vled_en_l	0	-	0.3	V	
Life Time			15,000	-	-	Hrs	11

Table 2. ELECTRICAL CHARACTERISTICS




Note)


- 1. The measuring position is the connector of LCM and the test conditions are under 25 °C, fv = 60Hz, Black pattern.
- 2. The specified lcc current and power consumption are under the Vcc = 3.3V , 25 ℃, fv = 60Hz condition and Mosaic pattern.



- 2. This Spec. is the max load condition for the cable impedance designing.
- 3. The below figures are the measuring Vcc condition and the Vcc control block LGD used. The Vcc condition is same as the minimum of T1 at Power on sequence.



- 4. This impedance value is needed for proper display and measured form eDP Tx to the mating connector.
- 5. The measuring position is the connector of LCM and the test conditions are under $25 \,^{\circ}$ C.
- 6. The current and power consumption with LED Driver are under the VIed = 12.0V , 25 ℃, Dimming of Max luminance and White pattern with the normal frame frequency operated(60Hz).



- 8. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 9. If Jitter of PWM is bigger than maximum, it may induce flickering.
- 10. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 11. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value specified in table 7. under general user condition.



3-2. Interface Connections

This LCD employs two interface connections, a 30 pin connector used for the module electronics interface and the other connector used for the integral backlight system.


Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

1 NC NO Connect [Interface Chip] 2 GND High Speed (Main Link) Ground 1. LCD : 3 NC NO Connect SW0681 (LCD Controller Including dDP Receiver. 4 NC NO Connect 2. System : TBD or equivalent 5 GND High Speed (Main Link) Ground Photo Pin compatible with eDP 6 Laneo_N Complement Signal-Lane 0 Interface Chip] 7 Laneo_P True Signal-Auxiliary Channel Interface Interface 10 AUX, P True Signal-Auxiliary Channel Iconnector 11 GND High Speed (Main Link) Ground ILCD Nodule Rear View] 12 VCC LCD Logic and driver power (3.3V Typ.) ILCD Module Rear View] 13 VCC LCD Logic and driver power (3.3V Typ.) ILCD P-Vcom Share pin] 14 NC NC Connect ILCD P-Vcom Share pin] 15 GND Ground ILED Backlight Ground 16 GND LED Backlight Ground ILED Backlight Ground 17 HPD HPD signal pin I.P. Hor P-Vcom Share pin] 18 GND LED Backlight Ground I.P. Vcom Address : 01010000 21 GND LED Backlight Ground I.ED Backlight Power (6.0V-21V)	Pin	Symbol	Description	Notes
2 GND High Speed (Main Link) Ground SW0661 (LCD Controller Including eDP Receiver. 3 NC NO Connect Including eDP Receiver. 4 NC NO Connect System :TBD or equivalent 5 GND High Speed (Main Link) Ground Including eDP Receiver. 6 Lane0_N Complement Signal-Lane 0 Including eDP Receiver. 7 Lane0_P True Signal-Auxiliary Channel Including eDP Receiver. 10 AUX_P True Signal-Auxiliary Channel Including eDP Receiver. 11 GND High Speed (Main Link) Ground Including eDP Receiver. 12 VCC LCD Logic and driver power (3.3V Typ.) Including eDP Receiver. 13 VCC LCD Logic and driver power (3.3V Typ.) ILCD Module Rear View] 14 NC NO Connect ILCD P-Vcom Share pin] 15 GND Ground Including eDP Receiver. 16 GND Ground Including eDP Receiver. 17 HPD HPD signal pin ILCD Module Rear View] 18 GND Ground Including eDP Receiver. 19 GND LED Backlight Ground Including eDP Receiver. 21 GND LED Backlight Ground Inclop Networe.	1	NC	NO Connect	
3 NC NO Connect Including eDP Receiver. 4 NC NO Connect 2 System: TBD or equivalent 5 GND High Speed (Main Link) Ground *Pin to Pin compatible with eDP 6 Lane0_N Complement Signal-Lane 0 Including eDP Receiver. 7 Lane0_P True Signal-Main Lane 0 Including eDP Receiver. 8 GND High Speed (Main Link) Ground Including eDP Receiver. 9 AUX_P True Signal-Auxiliary Channel Including eDP Receiver. 10 AUX_P True Signal-Auxiliary Channel Including eDP Receiver. 11 GND High Speed (Main Link) Ground Including eDP Receiver. 12 VCC LCD Logic and driver power (3.3V Typ.) Including eDP Receiver. 13 VCC LCD Logic and driver power (3.3V Typ.) ILCD Module Rear View] 14 NC NO Connect ILCD For Com Share pin] 15 GND Ground IP for P-Vcom * #24, #25 16 GND LED Backlight Ground IP for P-Vcom Address : 01010000 17 HPD HPD signal input for dimming PVcom Address : 01010000	2	GND	High Speed (Main Link) Ground	
4 NC NC Connect 5 GND High Speed (Main Link) Ground 6 Lane0_N Complement Signal-Lane 0 7 Lane0_P True Signal-Main Lane 0 8 GND High Speed (Main Link) Ground 9 AUX_P True Signal-Auxiliary Channel 10 AUX_N Complement Signal-Auxiliary Channel 11 GND High Speed (Main Link) Ground 12 VCC LCD Logic and driver power (3.3V Typ.) 13 VCC LCD Logic and driver power (3.3V Typ.) 14 NC NO Connect 15 GND Ground 17 HPD HPD signal pin 18 GND LED Backlight Ground 19 GND LED Backlight Ground 20 GND LED Backlight Ground 21 GND LED Backlight Ground 22 LED_EN LED Backlight Ground 23 PWM System PWM Signal input for dimming 24 CIk EEDID DC Clock (LGD P-Vcom Pin) 25 DATA EEDID DC Clock (LGD P-Vcom Pin)	3	NC	NO Connect	
5GNDHigh Speed (Main Link) Ground[Connector] JAE HD2S030HA1 or equivalent7Lane0_NComplement Signal-Lane 0JAE HD2S030HA1 or equivalent7Lane0_pTrue Signal-Main Lane 0[Connector] JAE HD2S030HA1 or equivalent8GNDHigh Speed (Main Link) Ground[Connector] JAE HD2S030HA1 or equivalent9AUX_PTrue Signal-Auxiliary Channel[Connector] JAE HD2S030HA1 or equivalent10AUX_NComplement Signal-Auxiliary Channel[Connector] JAE HD2S030HA1 or equivalent11GNDHigh Speed (Main Link) Ground[LCD Module Rear View]12VCCLCD Logic and driver power (3.3V Typ.)[LCD Module Rear View]13VCCLCD Logic and driver power (3.3V Typ.)[LCD Module Rear View]14NCNO Connect[LGD P-Vcom Share pin]15GNDGround[LED P-Vcom : #24, #2516GNDGround[LED Backlight Ground17HPDHPD signal pin18GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight Ground23PWMSystem PWM Signal input for dimming24CIk EEDIDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDC Clock (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29 <t< td=""><td>4</td><td>NC</td><td>NO Connect</td><td></td></t<>	4	NC	NO Connect	
6 Lane0_N Complement Signal-Lane 0 7 Lane0_p True Signal-Main Lane 0 8 GND High Speed (Main Link) Ground 9 AUX_P True Signal-Auxiliary Channel 10 AUX_N Complement Signal-Auxiliary Channel 11 GND High Speed (Main Link) Ground 12 VCC LCD Logic and driver power (3.3V Typ.) 13 VCC LCD Logic and driver power (3.3V Typ.) 14 NC NO Connect 15 GND Ground 17 HPD HPD signal pin 18 GND LED Backlight Ground 19 GND LED Backlight Ground 20 GND LED Backlight Ground 21 GND LED Backlight Ground 22 LED_EN LED Backlight Ground 23 PWM System PVVM Signal input for dimming 24 Clk EEDID DDC Clock (LGD P-Vcom Pin) 25 DATA EEDID DDC Data (LGD P-Vcom Pin) 26 VLED LED Backlight Power (6.0V-21V) 27 VLED LED Backlight Power (5	GND	High Speed (Main Link) Ground	
7Lane0_pTrue Signal-Main Lane 08GNDHigh Speed (Main Link) Ground9AUX_PTrue Signal-Auxiliary Channel10AUX_NComplement Signal-Auxiliary Channel11GNDHigh Speed (Main Link) Ground12VCCLCD Logic and driver power (3.3V Typ.)13VCCLCD Logic and driver power (3.3V Typ.)14NCNO Connect15GNDGround16GNDGround17HPDHPD signal pin18GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight Ground23PWMSystem PVM Signal input for dimming24Cik EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Clock (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	6	Lane0_N	Complement Signal-Lane 0	
8 GND High Speed (Main Link) Ground 9 AUX_P True Signal-Auxiliary Channel 10 AUX_N Complement Signal-Auxiliary Channel 11 GND High Speed (Main Link) Ground 12 VCC LCD Logic and driver power (3.3V Typ.) 13 VCC LCD Logic and driver power (3.3V Typ.) 14 NC NO Connect 15 GND Ground 16 GND Ground 17 HPD HPD signal pin 18 GND LED Backlight Ground 20 GND LED Backlight Ground 21 GND LED Backlight Ground 22 LED_EN LED Backlight Ground 23 PWM System PWM Signal input for dimming 24 Cik EEDID DDC Clock (LGD P-Vcom Pin) 25 DATA EEDID DDC Data (LGD P-Vcom Pin) 26 VLED LED Backlight Power (6.0V-21V) 27 VLED LED Backlight Power (6.0V-21V) 28 VLED LED Backlight Power (6.0V-21V) 29 VLED LED Backlight Power (6.0V-2	7	Lane0_p	True Signal-Main Lane 0	
10AUX_NComplement Signal-Auxiliary Channel11GNDHigh Speed (Main Link) Ground12VCCLCD Logic and driver power (3.3V Typ.)13VCCLCD Logic and driver power (3.3V Typ.)14NCNO Connect15GNDGround16GNDGround17HPDHPD signal pin18GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight Ground23PWMSystem PWM Signal input for dimming24Cik EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Clock (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	8	GND	High Speed (Main Link) Ground	[Connector pin arrangement]
10 AUX_N Complement Signal-Auxiliary Channel 11 GND High Speed (Main Link) Ground 12 VCC LCD Logic and driver power (3.3V Typ.) 13 VCC LCD Logic and driver power (3.3V Typ.) 14 NC NO Connect 15 GND Ground 16 GND Ground 17 HPD HPD signal pin 18 GND LED Backlight Ground 19 GND LED Backlight Ground 20 GND LED Backlight Ground 21 GND LED Backlight Ground 22 LED_EN LED Backlight Ground 23 PWM System PWM Signal input for dimming 24 Cik EEDID DDC Clock (LGD P-Vcom Pin) 25 DATA EEDID DDC Clock (LGD P-Vcom Pin) 26 VLED LED Backlight Power (6.0V-21V) 27 VLED LED Backlight Power (6.0V-21V) 28 VLED LED Backlight Power (6.0V-21V) 29 VLED LED Backlight Power (6.0V-21V)	9	AUX_P	True Signal-Auxiliary Channel	
12VCCLCD Logic and driver power (3.3V Typ.)11VCCLCD Logic and driver power (3.3V Typ.)13VCCLCD Logic and driver power (3.3V Typ.)14NCNO Connect15GNDGround16GNDGround17HPDHPD signal pin18GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight Ground23PWMSystem PWM Signal input for dimming24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Clock (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	10	AUX_N	Complement Signal-Auxiliary Channel	30 1 П ПП П
13VCCLCD Logic and driver power (3.3V Typ.)14NCNO Connect15GNDGround16GNDGround17HPDHPD signal pin18GNDLED Backlight Ground19GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight Ground23PWMSystem PWM Signal input for dimming24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Clock (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	11	GND	High Speed (Main Link) Ground	
13VCCLCD Logic and driver power (3.3V Typ.)14NCNO Connect15GNDGround16GNDGround17HPDHPD signal pin18GNDLED Backlight Ground19GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight Ground23PVMSystem PWM Signal input for dimming24Cik EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Clock (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	12	VCC	LCD Logic and driver power (3.3V Typ.)	
InstructionInstruction15GNDGround16GNDGround16GNDGround17HPDHPD signal pin18GNDLED Backlight Ground19GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight Ground23PWMSystem PWM Signal input for dimming24Cik EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	13	VCC	LCD Logic and driver power (3.3V Typ.)	
15GNDGround1. Pin for P-Vcom : #24, #2516GNDGround2. P-Vcom Address : 0101000017HPDHPD signal pin2. P-Vcom Address : 0101000018GNDLED Backlight Ground2.19GNDLED Backlight Ground2.20GNDLED Backlight Ground2.21GNDLED Backlight Ground2.22LED_ENLED Backlight On/Off2.23PWMSystem PWM Signal input for dimming24Cik EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	14	NC	NO Connect	
17HPDHPD signal pin18GNDLED Backlight Ground19GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight Ground23PWMSystem PWM Signal input for dimming24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	15	GND	Ground	
18GNDLED Backlight Ground19GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight On/Off23PWMSystem PWM Signal input for dimming24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	16	GND	Ground	2. P-Vcom Address : 01010000
19GNDLED Backlight Ground20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight On/Off23PWMSystem PWM Signal input for dimming24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	17	HPD	HPD signal pin	
20GNDLED Backlight Ground21GNDLED Backlight Ground22LED_ENLED Backlight On/Off23PWMSystem PWM Signal input for dimming24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	18	GND	LED Backlight Ground	
21GNDLED Backlight Ground22LED_ENLED Backlight On/Off23PWMSystem PWM Signal input for dimming24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	19	GND	LED Backlight Ground	
22LED Backlight On/Off23PWMSystem PWM Signal input for dimming24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	20	GND	LED Backlight Ground	
23 PWM System PWM Signal input for dimming 24 Clk EEDID DDC Clock (LGD P-Vcom Pin) 25 DATA EEDID DDC Data (LGD P-Vcom Pin) 26 VLED LED Backlight Power (6.0V-21V) 27 VLED LED Backlight Power (6.0V-21V) 28 VLED LED Backlight Power (6.0V-21V) 29 VLED LED Backlight Power (6.0V-21V)	21	GND	LED Backlight Ground	
24Clk EEDIDDDC Clock (LGD P-Vcom Pin)25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	22	LED_EN	LED Backlight On/Off	
25DATA EEDIDDDC Data (LGD P-Vcom Pin)26VLEDLED Backlight Power (6.0V-21V)27VLEDLED Backlight Power (6.0V-21V)28VLEDLED Backlight Power (6.0V-21V)29VLEDLED Backlight Power (6.0V-21V)	23	PWM	System PWM Signal input for dimming	
26 VLED LED Backlight Power (6.0V-21V) 27 VLED LED Backlight Power (6.0V-21V) 28 VLED LED Backlight Power (6.0V-21V) 29 VLED LED Backlight Power (6.0V-21V)	24	Clk EEDID	DDC Clock (LGD P-Vcom Pin)	
27 VLED LED Backlight Power (6.0V-21V) 28 VLED LED Backlight Power (6.0V-21V) 29 VLED LED Backlight Power (6.0V-21V)	25	DATA EEDID	DDC Data (LGD P-Vcom Pin)	
28 VLED LED Backlight Power (6.0V-21V) 29 VLED LED Backlight Power (6.0V-21V)	26	VLED	LED Backlight Power (6.0V-21V)	
29 VLED LED Backlight Power (6.0V-21V)	27	VLED	LED Backlight Power (6.0V-21V)	
	28	VLED	LED Backlight Power (6.0V-21V)	
30 NC NO Connect	29	VLED	LED Backlight Power (6.0V-21V)	
	30	NC	NO Connect	

3-3. eDP Signal Timing Specifications

3-3-1. DC Specification

The VESA Display Port related AC specification is compliant with the VESA Display Port Standard.



Description	Symbol	Min	Max	Unit	Notes
		120	-	m)/	For high bit rate
Differential peak-to-peak Input voltage	VDIFF p-p	40	-	mV	For reduced bit rate
Rx DC common mode voltage	Vсм	0	2.0	V	-

3-3-2. AC Specification

The VESA Display Port related AC specification is compliant with the VESA Display Port Standard.

Description	Symbol	Min	Тур	Max	Unit	Notes
Unit Interval for high bit rate (2.7Gbps/lane)	UI_High_Rate	-	370	-	ps	Range is nominal ±350ppm. DisplayPort Link Rx does not require local crystal for link
Unit Interval for high bit rate (1.62Gbps/lane)	UI_Low_Rate	-	617	-	ps	clock generation
Lane-to-Lane skew	V Rx-SKEW- INTER_PAIR	-	-	5200	ps	-
Long intro pair akow	V Rx-SKEW-	-	-	100	ps	For high bit rate
Lane intra-pair skew	INTRA_PAIR	-	-	300	ps	For reduced bit rate

3-4. Signal Timing Specifications


This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of eDP Tx/Rx for its proper operation.

ITEM	Symbol		Min	Тур	Мах	Unit	Note
DCLK	Frequency	f _{CLK}	-	77.2	-	MHz	
	Period	t _{HP}	1604	1620	1638		
Hsync	Width	t _{WH}	34	36	40	tCLK	
	Width-Active	t _{WHA}	1366	1366	1366		
	Period	t _{VP}	790	794	802		
Vsync	Width	t _{WV}	5	7	9	tHP	
	Width-Active	t _{WVA}	768	768	768		
	Horizontal back porch	t _{HBP}	162	170	178	tCLK	
Data Enable	Horizontal front porch	t _{HFP}	42	48	54	ICLK	
	Vertical back porch	t _{VBP}	14	14	18	tHP	
	Vertical front porch	t _{VFP}	3	5	7	I I I P	

Table 4.	TIMING	
i abie 4.	TIMING	IADLE

Appendix) all reliabilities are specified for timing specification based on refresh rate of 60Hz. However, LP156WH3 has a good actual performance even at lower refresh rate (e.g. 40Hz or 50Hz) for power saving mode, whereas LP156WH3 is secured only for function under lower refresh rate. 60Hz at Normal mode, 50Hz, 40Hz at Power save mode. Don't care Flicker level (power save mode).

3-5. Signal Timing Waveforms



3-6. Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color ; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

									Inp	out Co	olor D	ata							
	Color			R	Ð					GRE	EEN					BL	UE		
		MSE						MSE					LSB						LSB
	1	R 5	R 4	R 3	R 2	R 1	R 0		G 4	G 3	G 2	G 1	G 0	B 5	B 4	B 3	B 2	B 1	B 0
	Black	0	0 	0 	0	0	0	0 	0 	0	0	0	0	0	0	0 	0	0	0
	Red	1 	1 	1 	1 	1 1	1 1	0 	0	0	0	0	0	0	0	0	0	0	0
	Green	0	.0		0	0	0	1 	1 	1 	1	1	1	0	0		0	0	0
Basic	Blue	0	.0	0	0	0	0	0	0	0	0	0	0	1	1	.1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED				•••••						·····									
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN					•••••						• • • • • • • •						••••• 		
	GREEN (62)	0	0	0	0	0	0	1	1	 1	1	1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	 1	 1	 1		 1	1	0	0	0	0	 0	 0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	 0	 0			0	 0	 0	 0	0	0	0	0	0	 0	 0	 0	 1
BLUE	·····				•••••					· · · · ·	• • • • • • • •						••••• 		
_	BLUE (62)	 0	 0	 0	 0	 0	 0	 0	 0	 0	0	0	0	1	 1	 1	 1	 1	 0
	BLUE (63)	 0	 0	 0	 0	 0	 0	 0	 0	 0	0	 0	0	1	 1	 1	 1	 1	 1

Table 5. COLOR DATA REFERENCE






 Table 6. POWER SEQUENCE TABLE

Timing	Required	Lin	nits	Units	Natao
Timing	Ву	Min	Max	Units	Notes
T ₁	Source	0.5	10	ms	-
T ₂	Sink	0	200	ms	-
T ₃	Sink	0	200	ms	-
T_4	Source	-	-	ms	-
T ₅	Source	-	-	ms	-
T ₆	Source	-	-	ms	-
T ₇	Sink	0	50	ms	-
T ₈	Source	-	-	ms	LGD recommend Min 200ms
T ₉	Source	-	-	ms	-

Timing	Required	Lin	nits	Units	Notos
Timing	Ву	Min	Max	Units	Notes
T ₁₀	Source	0 500		ms	-
T ₁₁	Source	-	10	ms	-
T ₁₂	Source	500	-	ms	
T ₁₃	Source	0.5	10	ms	-
T ₁₄	Source	0.5	10	ms	-
T ₁₅	Source	10	-	ms	-
T ₁₆	Source	10	-	ms	-
T ₁₇	Source	0	-	ms	-
T ₁₈	Source	0	-	ms	-

Note) 1. Do not insert the mating cable when system turn on.

2. Valid Data have to meet "3-3. eDP Signal Timing Specifications"

3. Video Signal, LED_EN and PWM need to be on pull-down condition on invalid status.

4. LGD recommend the rising sequence of VLED after the Vcc and valid status of Video Signal turn on.



Ta=25°C, VCC=3.3V, fv=60Hz, f_{CLK}= 76.3MHz

Product Specification

4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0°.

FIG. 1 presents additional information concerning the measurement equipment and method.

Optical Stage(x,y)

Table 9. OPTICAL CHARACTERISTICS

Devenedar	Currents al		Values			
Parameter	Symbol	Min	Тур	Max	Units	Notes
Contrast Ratio	CR	300	350	-		1
Surface Luminance, white	L _{WH}	170	200		cd/m ²	2
Luminance Variation	δ_{WHITE}		1.4	1.6		3
Response Time	Tr _R + Tr _D	-	16	25	ms	4
Color Coordinates						
RED	RX	0.548	0.578	0.608		
	RY	0.314	0.344	0.374		
GREEN	GX	0.307	0.337	0.367		
	GY	0.541	0.571	0.601		
BLUE	BX	0.129	0.159	0.189		
	BY	0.090	0.120	0.150		
WHITE	WX	0.283	0.313	0.343		
	WY	0.299	0.329	0.359		
Viewing Angle						5
x axis, right(Φ =0°)	Θr	40			degree	
x axis, left (Φ=180°)	ΘΙ	40	-	-	degree	
y axis, up (Φ=90°)	Θu	10	-	-	degree	
y axis, down (Φ=270°)	Θd	30	-	-	degree	
Gray Scale						6

FIG. 1 Optical Characteristic Measurement Equipment and Method



* fV = 60Hz

Note)

1. Contrast Ratio(CR) is defined mathematically as

Surface Luminance with all white pixels

Contrast Ratio =

Surface Luminance with all black pixels

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

 $LWH = Average(L1, L2, \dots L5)$

3. The variation in surface luminance , The panel total variation (δ WHITE) is determined by measuring LN at each test position 1 through 13 and then defined as following numerical formula. For more information see FIG 2.

S MULITE (12D) -	Maximum (L1,L2, L13)	δ WHITE (5P) =	Maximum(L1,L2, L5)
δ WHITE (13P) =	Minimum (L1,L2, L13)	0 WHITE (3P) =	Minimum(L1,L2, L5)

- 4. Response time is the time required for the display to transition from white to black (rise time, TrR) and from black to white(Decay Time, TrD). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.
- 6. Gray scale specification

Gray Level	Luminance [%] (Typ)
LO	0.15
L7	1.24
L15	4.97
L23	11.4
L31	20.6
L39	34.4
L47	53.0
L55	75.7
L63	100



FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>





FIG. 3 Response Time

Active Area

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".





5. Mechanical Characteristics


The contents provide general mechanical characteristics for the model LP156WH3. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	$359.5\pm0.5\text{mm}$				
Outline Dimension	Vertical	$217.2\pm0.5 \text{mm}$				
	Thickness	3.8mm (max)				
Bezel Area	Horizontal	$347.5\pm0.5\text{mm}$				
Dezer Area	Vertical	196.8 \pm 0.5mm				
Active Display Area	Horizontal	344.23 mm				
Active Display Area	Vertical	193.54 mm				
Weight	400g (Max.)					
Surface Treatment	Anti Glare treatment of the front polarizer					



<FRONT VIEW>


Note) Unit:[mm], General tolerance: ± 0.5mm






<REAR VIEW>


Note) Unit:[mm], General tolerance: ± 0.5mm




























6. Reliability

Environment test condition

No.	Test Item	Conditions					
1	High temperature storage test	Ta= 60°C, 240h					
2	Low temperature storage test	Ta= -20°C, 240h					
3	High temperature operation test	Ta= 50°C, 50%RH, 240h					
4	Low temperature operation test	Ta= 0°C, 240h					
5	Vibration test (non-operating)	Sine wave, 5 ~ 150Hz, 1.5G, 0.37oct/min 3 axis, 30min/axis					
6	Shock test (non-operating)	 No functional or cosmetic defects following a shoc to all 6 sides delivering at least 180 G in a half sine pulse no longer than 2 ms to the display module No functional defects following a shock delivering at least 200 g in a half sine pulse no longer than 2 ms to each of 6 sides. Each of the 6 sides will be shock tested with one each display, for a total of 6 displays 					
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr					

{ Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.



7. International Standards

7-1. Safety

- a) UL 60950-1, Second Edition, Underwriters Laboratories Inc.
 Information Technology Equipment Safety Part 1 : General Requirements.
- b) CAN/CSA C22.2 No.60950-1-07, Second Edition, Canadian Standards Association. Information Technology Equipment - Safety - Part 1 : General Requirements.
- c) EN 60950-1:2006 + A11:2009, European Committee for Electrotechnical Standardization (CENELEC). Information Technology Equipment - Safety - Part 1 : General Requirements.
- d) IEC 60950-1:2005, Second Edition, The International Electrotechnical Commission (IEC). Information Technology Equipment - Safety - Part 1 : General Requirements.

7-2. EMC

- a) ANSI C63.4 "American National Standard for Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electronic Equipment in the Range of 9 kHz to 40 GHz." American National Standards Institute (ANSI), 2003.
- b) CISPR 22 "Information technology equipment Radio disturbance characteristics Limit and methods of measurement." International Special Committee on Radio Interference (CISPR), 2005.
- c) CISPR 13 "Sound and television broadcast receivers and associated equipment Radio disturbance characteristics – Limits and method of measurement." International Special Committee on Radio Interference (CISPR), 2006.

7-3. Environment

a) RoHS, Directive 2002/95/EC of the European Parliament and of the council of 27 January 2003



8. Packing

8-1. Designation of Lot Mark

a) Lot Mark



A,B,C : SIZE(INCH) E : MONTH D : YEAR F ~ M : SERIAL NO.

Note

1. YEAR

Yea	r	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020
Mar	k	А	В	С	D	Е	F	G	Н	J	К

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	А	В	С


b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

- a) Package quantity in one box : 20 pcs
- b) Box Size : 478 x 365 x 328





CT : C <u>AAAA</u> RR SS WW XXX

A Code	HP P/N
DGQT	710895-2D1

HP Assembly Code (A.Code)



9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the term of term of terms of the term of terms of term

module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.

- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.
- (10) When handling the LCD module, it needs to handle with care not to give mechanical stress to the PCB and Mounting Hole area."

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm 200 \text{mV}(\text{Over and under shoot voltage})$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.



9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.

Please carefully peel off the protection film without rubbing it against the polarizer.

- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 1/3

				<i>_</i>	13
	Byte (Dec)	Byte	Field Name and Comments	Value	Value (Pin)
	(Dec) 0	(Hex) 00	Header	(Hex) 00	(Bin) 00000000
Header	1	01	Header	FF	11111111
	2	02	Header	FF	11111111
	3	03	Header	FF	11111111
	4	04	Header	FF	11111111
	5	05	Header	FF	11111111
	6	06	Header	FF	11111111
	7	07	Header	00	00000000
	8	08	ID Manufacture Name LGD	30	00110000
	9	09	ID Manufacture Name	E4	11100100
Vendor / Product EDID Version	10	0A	ID Product Code 03E0h	EO	11100000
	11 12	0B	(Hex. LSB first)	03	00000011
ro	12	0C	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000
Ve Ve	13	0D 0E	ID Serial No Optional ("00h" If not used, Number Only and LSB First) ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00 00	00000000
É A	14	0E 0F	ID Serial No Optional ('00h" If not used, Number Only and LSB First)	00	00000000
ID	15	10	Week of Manufacture - Optinal 00 weeks	00	00000000
Ve E	10	10	Year of Manufacture 2012 years	16	00010110
	18	12	EDID structure version # = 1	01	00000001
	19	12	EDID structure version $\# = 4$	04	00000100
	19	15		04	00000100
	20	14	Video input Definition = Input is a Digital Video signal Interface, Colo Bit Depth : 6 Bits per Primary Color, Digital Video Interface Standard Supported: DisplayPort is supported	95	10010101
5	21	15	Horizontal Screen Size (Rounded cm) = 35 cm	23	00100011
er.	21				
Display aramete		16	Vertical Screen Size (Rounded cm) = 19 cm	13	00010011
ist an	23	17	Display Transfer Characteristic (Gamma) = (gamma*100)-100 = Example:(2.2*100)-100=120	78	01111000
Display Parameters			Feature Support [Display Power Management(DPM) : Standby Mode is not supported, Suspend Mode is not		
ł	24	18	supported, Active Off = Very Low Power is not supported ,Supported Color Encoding Formats : RGB 4:4:4 &	0 A	00001010
			YCrCb 4:4:4, Other Feature Support Flags: No_sRGB, Preferred Timing Mode, No_Display is continuous		
	25	19	frequency (Multi-mode_Base EDID and Extension Block).] Red/Green Low Bits (RxRy/GxGy)	05	00000101
					11110101
	26	1A	Blue/White Low Bits (BxBy/WxWy)	F5	
5 8	27	1B	Red X Rx = 0.578	94	10010100
Panel Color Coordinates	28	1C	Red Y Ry = 0.344	58	01011000
	29	1D	Green X $Gx = 0.337$	56	01010110
lel pra	30	1E	Green Y $Gy = 0.571$	92	10010010
oc a	31	1F	Blue X $Bx = 0.159$	28	00101000
	32	20	Blue Y $By = 0.120$	1 E	00011110
	33	21	White X $Wx = 0.313$	50	01010000
	34	22	White Y $Wy = 0.329$	54	01010100
Established Timings	35	23	Established timing 1 (Optional_00h if not used)	00	00000000
lis] ing	26	24	Established timing 2 (Ontional 00h if not used)	00	00000000
stablishe. Timings	36	24	Established timing 2 (Optional_00h if not used)	00	00000000
T.	37	25	Manufacturer's timings (Optional_00h if not used)	00	00000000
7					
	38	26	Standard timing ID1 (Optional_01h if not used)	01	00000001
	39	27 28	Standard timing ID1 (Optional_01h if not used) Standard timing ID2 (Optional_01h if not used)	01	00000001 00000001
	40 41	28 29	Standard timing ID2 (Optional_01h if not used) Standard timing ID2 (Optional_01h if not used)	01 01	00000001
9	41 42	29 2A	Standard timing ID2 (Optional_01h if not used) Standard timing ID3 (Optional_01h if not used)	01	00000001
6	42	2A 2B	Standard timing ID3 (Optional_01h if not used)	01	00000001
ing	44	2B 2C	Standard timing ID4 (Optional_01h if not used)	01	00000001
ïm	45	20 2D	Standard timing ID4 (Optional 01h if not used)	01	00000001
Standard Timing ID	46	2E	Standard timing ID5 (Optional_01h if not used)	01	00000001
	47	2F	Standard timing ID5 (Optional_01h if not used)	01	00000001
	48	30	Standard timing ID6 (Optional_01h if not used)	01	00000001
	49	31	Standard timing ID6 (Optional_01h if not used)	01	00000001
	50	32	Standard timing ID7 (Optional_01h if not used)	01	00000001
	51	33	Standard timing ID7 (Optional_01h if not used)	01	00000001
	52	34	Standard timing ID8 (Optional_01h if not used)	01	00000001
	53	35	Standard timing ID8 (Optional_01h if not used)	01	00000001



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 2/3

	PEN		A. Enhanced Extended Display Identification Data (EEDID"	<u> </u>	2/3
	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
Timing Descriptor #1	54	36	Pixel Clock/10,000 (LSB) 77.2 MHz @ 60 Hz	28	00101000
	55	37	Pixel Clock/10,000 (MSB)	1E	00011110
	56	38	Horizontal Active (HA) (lower 8 bits) 1366 pixels	56	01010110
	57	39	Horizontal Blanking (HB) (lower 8 bits) 254 pixels	FE	11111110
	58	3A	Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits)	50	01010000
	59	3B	Vertical Avtive (VA) 768 lines	00	00000000
	60	3C	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 26 lines	1 A	00011010
	61	3D	Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits)	30	00110000
	62	3E	Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 pixels	30	00110000
	63	3F	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 36 pixels	24	00100100
	64	40	Vertical Front Porch in lines (VF) : Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 5 lines : 7 lines	57	01010111
ing	65	41	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
im	66	42	Horizontal Vedio Image Size (mm) (lower 8 bits) 345 mm	59	01011001
Ι	67	43	Vertical Vedio Image Size (mm) (lower 8 bits) 194 mm	C2	11000010
	68	44	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	70	40	Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_POS (outside of V-sync)]	1B	00011011
	71	47	Pixel Clock/10,000 (LSB) 51.5 MHz @ 40 Hz	1B 1B	00011011
	73	49	Pixel Clock/10,000 (LSB)	14	00010100
	74	4A	Horizontal Active (HA) (lower 8 bits) 1366 pixels	56	01010110
	75	4B	Horizontal Blanking (HB) (lower 8 bits) 254 pixels	FE	11111110
	76		Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits)	FE 50	
		4C			01010000
.#-	77	4D	Vertical Avtive (VA) 768 lines	00	00000000
Timing Descriptor #2	78	4E	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 26 lines	1A	00011010
rip	79	4F	Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits)	30	00110000
sci	80	50	Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 pixels	30	00110000
Dε	81	51	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 36 pixels	24	00100100
ng	82	52	Vertical Front Porch in lines (VF) : Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 5 lines : 7 lines	57	01010111
mi	83	53	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
Tù	84	54	Horizontal Vedio Image Size (mm) (lower 8 bits) 345 mm	59	01011001
	85	55	Vertical Vedio Image Size (mm) (lower 8 bits) 194 mm	C2	11000010
	86	56	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	87	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	88	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	89	59	Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_POS (outside of V-sync)]	1B	00011011
	90	5A	Blank for nvDPS	00	00000000
	91	5B	Blank for nvDPS	00	00000000
	92	5C	Blank for nvDPS	00	00000000
	93	5D	Blank for nvDPS	00	00000000
	94	5E	Blank for nvDPS	00	00000000
#3	95	5F	Blank for nvDPS	00	00000000
or	96	60	Blank for nvDPS	00	00000000
iptı	97	61	Blank for nvDPS	00	00000000
CL	98	62	Blank for nvDPS	00	00000000
)es	99	63	Blank for nvDPS	00	00000000
81	100	64	Blank for nvDPS	00	00000000
uin,	101	65	Blank for nvDPS	00	00000000
Timing Descriptor #3	102	66	Blank for nvDPS	00	00000000
	103	67	Blank for nvDPS	00	00000000
	104	68	Blank for nvDPS	00	00000000
	105	69	Blank for nvDPS	00	00000000
	105	6A	Blank for nvDPS	00	00000000
	107	6B	Blank for nvDPS	00	00000000
	137			00	



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 3/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
	108	6C	Detailed Timing Descriptions #4	00	00000000
	109	6D	Flag	00	00000000
	110	6E	Reserved	00	00000000
	111	6F	For Brightness Table and Power consumption	02	00000010
	112	70	Flag	00	00000000
7	113	71	PWM % [7:0] @ Step 0 5 % @ 10 nit	0 C	00001100
r t	114	72	PWM % [7:0] @ Step 5 30 % @ 60 nit	4 C	01001100
ptc	115	73	PWM % [7:0] @ Step 10 100 % @ 200 nit	FF	11111111
L.	116	74	Nits [7:0] @ Step 0	0 A	00001010
Sec	117	75	Nits [7:0] @ Step 5	3C	00111100
S L	118	76	Nits [7:0] @ Step 10	64	01100100
uin .	119	77	Panel Electronicx Power @ 32 x 32 Chess Pattern = 600 mW	0F	00001111
Timing Descriptor #4	120	78	Backlight Power @ 60 nits = 750 mW	13	00010011
	121	79	Backlight Power @ Step 10 = 2500 mW	1 F	00011111
	122	7A	Nits @ 100% PWM Duty = 200 nit	64	01100100
	123	7B	Flag	00	00000000
	124	7C	Flag	00	00000000
	125	7D	Flag	00	00000000
Checksum	126	7E	Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0)	00	00000000
	127	7 F	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)	04	00000100