

SPECIFICATION FOR APPROVAL

()	Preliminary Specification
(•)	Final Specification

Title	15.6" UHD TFT LCD

Customer	
MODEL	

SUPPLIER	LG Display Co., Ltd.			
*MODEL	LP156UD1			
Suffix	SPC1			

^{*}When you obtain standard approval, please use the above model name without suffix

	APPROVED BY	SIGNATURE						
-	1							
-	1							
_	1							
Plea	Please return 1 copy for your confirmation with							

your signature and comments.

APPROVED BY	SIGNATURE
REVIEWED BY	
PREPARED BY	
Products Engineeri LG Display Co.,	

Ver. 1.0 OCT 6. 2015 1/41



Contents

RE	CORD OF REVISIONS	3
1.	GENERAL DESCRIPTION	4
2.	ABSOLUTE MAXIMUM RATINGS	5
3.	ELECTRICAL SPECIFICATIONS	6
	3-1. LCD ELECTRICAL CHARACTREISTICS	6
	3-2. LED BACKLIGHT ELECTRICAL CHARACTREISTICS	7
	3-3. INTERFACE CONNECTIONS	8
	3-4. eDP SIGNAL TIMING SPECIFICATION	9
	3-5. SIGNAL TIMING SPECIFICATIONS	13
	3-6. SIGNAL TIMING WAVEFORMS	13
	3-7. COLOR INPUT DATA REFERENCE	14
	3-8. POWER SEQUENCE	15
4.	OPTICAL SPECIFICATIONS	16
5.	MECHANICAL CHARACTERISTICS	19
6	RELIABLITY	22
٥.		
	INTERNATIONAL STANDARDS	23
	INTERNATIONAL STANDARDS	23
		23
7.	7-1. SAFETY	23 23
7.	7-1. SAFETY	23 23 24
7.	7-1. SAFETY	23 23 24 24
7 .	7-1. SAFETY	23 23 24 24 24
7.8.9.	7-1. SAFETY	23 24 24 24 27
 7. 8. 9. API 	7-1. SAFETY	23 24 24 24 27
 7. 8. 9. API API 	7-1. SAFETY 7-2. ENVIRONMENT PACKING 8-1. DESIGNATION OF LOT MARK 8-2. PACKING FORM PRECAUTIONS PENDIX A. LGD PROPOSAL FOR SYSTEM COVER DESIGN.	23 24 24 24 27 29 35



Record of Revisions


Revision No	Revision Date	Page	Description	EDID version
0.0	JUL. 08. 2015	All	First Draft (Preliminary Specification)	0.0
0.1	JUL. 24. 2015	20-21	Update 2D Drawing	0.0
		24	Update Label Information	
		39-41	Update EDID	
0.2	OCT. 2. 2015	26	Update Packing Information	0.0
1.0	OCT.6. 2015	All	Final CAS Release	1.0

Ver. 1.0 OCT 6. 2015 3/41



1. General Description

The LP156UD1 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally Black mode. This TFT-LCD has 15.6 inches diagonally measured active display area with UHD resolution (3840 horizontal by 2160 vertical pixel array). Each pixel is divided into White/Red, Green/Blue 2 sub-pixels or dots which are arranged in mosaic structure. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot, thus, presenting a palette of more than 16,777,216 colors. The LP156UD1 has been designed to apply the interface method that enables low power, high speed, low EMI. The LP156UD1 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP156UD1 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	15.6 inches diagonal				
Outline Dimension	359.5(H, Typ.) × 223.8(V, Typ.) × 2.6(D, Max.) [mm]				
Pixel Pitch	0.0897 mm X 0.0897 mm				
Pixel Format	3840 horiz. by 2160 vert. Pixels WRGB strip arrangement				
Color Depth	8-bit,16,777,216 colors				
Luminance, White, Yellow	300 cd/m²(Typ.), 275 cd/m²(Typ.)				
Power Consumption	Total 5.19W (Typ. @ Mosaic) Logic : 1.49W, B/L : 3.70W Total 8.61W (Typ. @ Red) Logic : 2.11W, B/L : 6.50W				
Weight	295g (Max.)				
Display Operating Mode	Normally Black				
Surface Treatment	Glare treatment of the front Polarizer(3H)				
RoHS Compliance	Yes				
BFR / PVC / As Free	Yes for all				

Ver. 1.0 OCT 6. 2015 4/41



2. Absolute Maximum Ratings


The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Val	ues	Units	Notes	
Parameter	Symbol	Min	Max	Units		
Power Input Voltage	VCC	-0.3	4.0	V_{DC}	at 25 ± 2°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Нѕт	-20	60	°C	1	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1	

Note: 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.

Note: 2. Storage Condition is guaranteed under packing condition.



Ver. 1.0 OCT 6. 2015 5/41



3. Electrical Specifications


3-1. LCD Electrical Characteristics

Table 2. LCD ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Values			Unit	Notes	
Parameter	Symbol	Min	Тур	Max	Oilit	Notes	
Power Supply Input Voltage		Vcc	3.0	3.3	3.6	V	1
Permissive Power Supply Inpu	ıt Ripple	Vccrp	-	-	100	mV_{p-p}	
Dowar Supply Input Current	Mosaic	Icc	-	450	515	mA	
Power Supply Input Current	Red	Icc	-	640	700	mA	2
Dower Consumption	Mosaic	Pcc	-	1.49	1.70	W	2
Power Consumption	Red	Pcc	-	2.11	2.31	W	
Power Supply Inrush Current		Icc_p	_	-	1.5	Α	3
Differential Impedance	ZLVDS	90	100	110	Ω		


Note)

- 1. The measuring position is the connector of LCM and the test conditions are under 25 $^{\circ}$ C, fv = 60Hz
- 2. The specified I_{CC} current and power consumption are under the V_{CC} = 3.3V , 25 °C, fv = 60Hz condition and Mosaic & Red pattern.





3. The $\ensuremath{V_{\text{CC}}}$ rising time is same as the minimum of T1 at Power on sequence.



Ver. 1.0 OCT 6. 2015 6/41




3-2. LED Backlight Electrical Characteristics

Table 3. LED B/L ELECTRICAL CHARACTERISTICS

Parameter			Symbol	Values			Unit	Notes
				Min	Тур	Max	Unit	Notes
LED Power Input Vo	ltage		VLED	6.0	12.0	21.0	V	1
LED Dower Input Cu	urro nt	White	1,	-	310	330	m 1	
LED Power Input Cu	irrent	Red	ILED	-	540	570	mA	
LED Dower Consum	ntion	White	PLED	-	3.7	4.0	١٨/	
LED Power Consum	iption	Red	PLED	-	6.5	6.8	W	
LED Power Inrush C	urrent		ILED_P	-	-	1.5	Α	3
PWM Duty Ratio				5	-	100	%	4
PWM Jitter				0	-	0.2	%	5
PWM Frequency			Fрwм	200	-	1000	Hz	6
PWM	High Lev	el Voltage	V _{PWM_H}	2.5	-	3.6	V	
PVVIVI	Low Level Voltage		V _{PWM_L}	0	-	0.3	V	
LED EN	High Voltage		VLED_EN_H	2.5	-	3.6	V	
LED_EN	Low Voltage		VLED_EN_L	0	-	0.3	V	
Life Time				15,000	-	-	Hrs	7

Note)

- 1. The measuring position is the connector of LCM and the test conditions are under 25 $^{\circ}$ C.
- 2. The current and power consumption with LED Driver are under the V_{LED} = 12.0V , 25 °C , PWM Duty 55%(White), 100%(Red) and White, Red pattern with the normal frame frequency operated(60Hz).
- 3. The V_{LED} rising time is same as the minimum of T13 at Power on sequence.



- 4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 5. If Jitter of PWM is bigger than maximum, it may induce flickering.
- 6. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 7. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value specified in table 7. under general user condition.

Ver. 1.0 OCT 6. 2015 7/41



3-3. Interface Connections


Table 4. MODULE CONNECTOR PIN CONFIGURATION (CN1)

Pin	Symbol	Description	Notes					
1	NC Reserved	Reserved for LCD manufacturer's use						
2	GND	High Speed Ground						
3	Lane3_N	Complement Signal Link Lane 3						
4	Lane3_P	True Signal Link Lane 3						
5	GND	High Speed Ground						
6	Lane2_N	Complement Signal Link Lane 2						
7	Lane2_P	True Signal Link Lane 2						
8	GND	High Speed Ground						
9	Lane1_N	Complement Signal Link Lane 1						
10	Lane1_P	True Signal Link Lane 1						
11	GND	High Speed Ground						
12	Lane0_N	Complement Signal Link Lane 0	[Connector]					
13	Lane0_P	True Signal Link Lane 0	JAE, HD1S040HA2					
14	GND	High Speed Ground	or equivalent					
15	AUX_CH_P	True Signal Auxiliary Channel	or equivalent					
16	AUX_CH_N	Complement Signal Auxiliary Channel						
17	GND	High Speed Ground	[Connector pin arrangement]					
18	VCC	LCD logic and driver power	Pin 40 Pin 1					
19	VCC	LCD logic and driver power						
20	VCC	LCD logic and driver power						
21	VCC	LCD logic and driver power						
22	LCD Self Test or NC	LCD Panel Self Test Enable (Optional)						
23	GND	LCD logic and driver ground						
24	GND	LCD logic and driver ground						
25	GND	LCD logic and driver ground						
26	GND	LCD logic and driver ground						
27	HPD	HPD signal pin	[LGD P-Vcom using information]					
28	BL_GND	LED Backlight ground	1. Pin for P-Vcom : #34, #35 2. P-Vcom Address : 0101000x					
29	BL_GND	LED Backlight ground	2. F-vcom Address . 0101000x					
30	BL_GND	LED Backlight ground						
31	BL_GND	LED Backlight ground						
32	BL ENABLE	LED Backlight control on/off control						
33	BL PWM	System PWM signal input for dimming						
34	NC Reserved	Reserved for LCD manufacture's use						
35	NC Reserved	Reserved for LCD manufacture's use						
36	VLED	LED Backlight power (12V Typical)						
37	VLED	LED Backlight power (12V Typical)						
38	VLED	LED Backlight power (12V Typical)						
39	VLED	LED Backlight power (12V Typical)						
40	NC Reserved	Reserved for LCD manufacture's use						




3-4. eDP Signal Timing Specifications

3-4-1. Definition of Differential Voltage



3-4-2. Main Link EYE Diagram



[EYE Mask at Source/Sink Connector Pins]

Deint	High Bit Rate2								
Point	Time(UI)	Voltage(V)							
1	Any UI location (0mV)	0.000							
2	0.375 <point2<0.625< td=""><td>0.045</td></point2<0.625<>	0.045							
3	Point1 + 0.38	0.000							
4	0.375 <point4<0.625< td=""><td>-0.045</td></point4<0.625<>	-0.045							

[EYE Mask Vertices at Source Connector Pins]


Daint	High Bit Rate2							
Point	Time(UI)	Voltage(V)						
1	Any UI location (0mV)	0.000						
2	0.375 <point2<0.625< td=""><td>0.035</td></point2<0.625<>	0.035						
3	Point1 + 0.38	0.000						
4	0.375 <point2<0.625< td=""><td>-0.035</td></point2<0.625<>	-0.035						

[EYE Mask Vertices at Sink Connector Pins]

Ver. 1.0 OCT 6. 2015 9/41



3-4-3. eDP Main Link Signal



Parameter	Symbol	Min	Тур	Max	Unit	Notes
Unit Interval for high bit rate2 (5.4Gbps / lane)	UI_HBR2	-	185	-	ps	
Unit Interval for high bit rate (2.7Gbps / lane)	UI_HBR	-	370	-	ps	
Unit Interval for reduced bit rate (1.62Gbps / lane)	UI_RBR	-	617	-	ps	
Link Clock Down Spreading	Amplitude	0	-	0.5	%	
Link Clock Down Spreading	Frequency	30		33	kHz	
		90	-	-		For HBR2(5.4Gbps)
Differential peak-to-peak voltage at Source side connector	V _{TX-DIFFp-p}	350	-	-	mV	For HBR(2.7Gbps)
at course side conficctor		400	-	-		For RBR(1.62Gbps)
		0.38				For HBR(5.4Gbps)
EYE width at Source side connector	T _{TX-EYE-CONN}	0.58	-	-	UI	For HBR(2.7Gbps)
at Source state contribution		0.75	-	-		For RBR(1.62Gbps)
		70				For HBR(5.4Gbps)
Differential peak-to-peak voltage at Sink side connector	V _{RX-DIFFp-p}	150	-	-	mV	For HBR(2.7Gbps)
at only old connector		136	-	-		For RBR(1.62Gbps)
		0.38				For HBR(5.4Gbps)
EYE width at Sink side connector	T _{RX-EYE-CONN}	0.51	-	-	UI	For HBR(2.7Gbps)
at our old our lotter		0.46	-	-		For RBR(1.62Gbps)
Rx DC common mode voltage	V _{RX CM}	0	-	1.0	V	
AC Coupling Capacitor	C _{SOURCE_ML}	75		200	nF	Source side


Note)

- 1. Termination resistor is typically integrated into the transmitter and receiver implementations.
- 2. AC Coupling Capacitor is not placed at the sink side.
- 3. In cabled embedded system, it is recommended the system designer ensure that EYE width and voltage are met at the sink side connector pins.

Ver. 1.0 OCT 6. 2015 10/41



3-4-4. eDP AUX Channel Signal



Parameter	Symbol	Min	Тур	Max	Unit	Notes
AUX Unit Interval	UI	0.4	-	0.6	us	
AUX Jitter at Tx IC Package Pins	_	-	-	0.04	UI	Equal to 24ns
AUX Jitter at Rx IC Package Pins	jitter	-	-	0.05	UI	Equal to 30ns
AUX Peak-to-peak voltage at Connector Pins of Receiving		0.39	-	1.38	V	
AUX Peak-to-peak voltage at Connector Pins of Transmitting	V _{AUX-DIFFp-p}	0.36	-	1.36	V	
AUX EYE width at Connector Pins of Tx and Rx		0.98	-	-	UI	
AUX DC common mode voltage	V _{AUX-CM}	0	-	1.0	V	
AUX AC Coupling Capacitor	C _{SOURCE-AUX}	75		200	nF	Source side


Note)

- 1. Termination resistor is typically integrated into the transmitter and receiver implementations.
- AC Coupling Capacitor is not placed at the sink side.
 V_{AUX-DIFFp-p} = 2* | V_{AUXP}-V_{AUXN} |

11/41 OCT 6. 2015 Ver. 1.0



3-4-5. eDP HPD Signal



Parameter	Symbol	Min	Тур	Max	Unit	Notes
HPD Voltage		2.25	_	3.6	V	Sink side Driving
Hot Plug Detection Threshold	HPD	2.0	-	-	V	Cauras side Detection
Hot Unplug Detection Threshold		-	-	0.8	V	Source side Detecting
HPD_IRQ Pulse Width	HPD_IRQ	0.5	-	1.0	ms	
HPD_TimeOut		2.0	-	-	ms	HPD Unplug Event

Note)

- 1. HPD IRQ : Sink device wants to notify the Source device that Sink's status has changed so it toggles HPD line, forcing the Source device to read its Link / Sink Receiver DPCD field via the AUX-CH
- 2. HPD Unplug: The Sink device is no longer attached to the Source device and the Source device may then disable its Main Link as a power saving mode
- 3. Plug / Re-plug : The Sink device is now attached to the Source device, forcing the Source device to read its Receiver capabilities and Link / Sink status Receiver DPCD fields via the AUX-CH

Ver. 1.0 OCT 6. 2015 12/41



3-5. Signal Timing Specifications


This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of eDP Tx/Rx for its proper operation.

ITEM Symbol Min Unit Тур Max Note **DCLK** Frequency 536.0 MHz f_{CLK} Period t_{HP} 4008 4020 4026 Hsync Width 32 36 38 t_{WH} t_{CLK} Width-Active 3840 t_{WHA} Period 2215 2222 2225 t_{VP} Vsync Width 3 5 5 t_{HP} t_{WV} Width-Active 2160 t_{WVA} Horizontal back porch t_{HBP} 80 84 86 t_{CLK} Horizontal front porch 56 60 62 t_{HFP} Data Enable Vertical back porch 50 54 56 t_{VBP} t_{HP} Vertical front porch 2 3 4 t_{VFP}

Table 4. TIMING TABLE

Notice. all reliabilities are specified for timing specification based on refresh rate of 60Hz. However, LP156UD1 has a good actual performance even at lower refresh rate (e.g. 40Hz or 50Hz) for power saving Mode, whereas LP156UD1 is secured only for function under lower refresh rate. 60Hz at Normal mode, 50Hz, 40Hz at Power save mode. Don't care Flicker level (Power save mode).

3-6. Signal Timing Waveforms



Ver. 1.0 OCT 6. 2015 13/41



3-7. Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 5. COLOR DATA REFERENCE

						Input Color Data																			
	Color				RI	ΞD							GRI	EEN	I						BL	UE			
	,0101	MS	SB					L	SB	MS	В					L	SB	MS	В					L	SB
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	B4	В3	В2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RED																									
	RED (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
GREEN																									
	GREEN (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE (0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
BLUE																									
	BLUE (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Ver. 1.0 OCT 6. 2015 14/41



3-8. Power Sequence




Table 6. POWER SEQUENCE TABLE

Symab al	Required	Lin	nits	Units	Notes		
Symbol	Ву	Min	Max	Units			
T ₁	Source	0.5	10	ms	-		
T ₂	Sink	0	200	ms	-		
T ₃	Sink	0	200	ms	-		
T ₄	Source	-	-	ms	-		
T ₅	Source	-	-	ms	-		
T ₆	Source	-	-	ms	-		
T ₇	Sink	0	50	ms	-		
T ₈	Source	-	-	ms	LGD recommend Min 200ms		
T ₉	Source	-	-	ms	-		

Symbol	Required	Lin	nits	Units	Notes	
Symbol	Ву	Min	Max	Units	Notes	
T ₁₀	Source	0	500	ms	-	
T ₁₁	Source	-	10	ms	-	
T ₁₂	Source	500	-	ms		
T ₁₃	Source	0.5	10	ms	-	
T ₁₄	Source	0.5	10	ms	-	
T ₁₅	Source	10	-	ms	-	
T ₁₆	Source	10	-	ms	-	
T ₁₇	T ₁₇ Source		-	ms	-	
T ₁₈	Source	0	-	ms	-	

- Note) 1. Do not insert the mating cable when system turn on.
 - 2. Valid Data have to meet "3-3. eDP Signal Timing Specifications"
 - 3. Video Signal, LED_EN and PWM need to be on pull-down condition on invalid status.
 - 4. LGD recommend the rising sequence of VLED after the Vcc and valid status of Video Signal turn on.

Ver. 1.0 OCT 6. 2015 15/41



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 20 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0° .

FIG. 1 presents additional information concerning the measurement equipment and method.




FIG. 1 Optical Characteristic Measurement Equipment and Method

Table 7. OPTICAL CHARACTERISTICS

Ta=25°C, VCC=3.3V, fv=60Hz

Parameter		Cymah al		Values	I I mit m	Notes		
P	arameter	Symbol	Min	Тур	Max	Units	Notes	
Contrast Ratio		CR	500	800	-		1	
Surface Lumina	ance, white	L _{wH}	255	300	-	cd/m ²	2	
Luminance Var	iation	δ _{WHITE (5P)}	-	1.2	1.4		3	
Lummance var	lation	δ _{WHITE(13P)}	-	1.4	1.6	_	3	
Response Time	9	Tr + Tf	-	25	30	ms	4	
	DED	Rx		0.642				
	RED	Ry		0.334	Typical + 0.03			
	GREEN	Gx		0.312				
Color Coordinates		Gy	Typical	0.611				
Coordinates	BLUE	Bx	- 0.03	0.153				
		Ву		0.051				
	VA/LUITE	Wx		0.313				
	WHITE	Wy		0.329				
	x axis, right(Φ=0°)	Θr	80	85	-			
Viewing Angle	x axis, left (Φ=180°)	ΘΙ	80	85	-	D	5	
- •	y axis, up (Φ=90°)	Θu	80	85	-	Degree		
	y axis, down (Φ=270°)	Θd	80	85	-			
Gray Scale				2.2	1.7		6	

Ver. 1.0 OCT 6. 2015 16/41



Note)

1. It should be measured in the center of screen(1 Point). Contrast Ratio(CR) is defined mathematically as

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 2.

$$L_{WH}$$
 = Average(1,2, ... 5 Point)

3. The variation in surface luminance , The panel total variation (δ WHITE) is determined by measuring N at each test position 1 through 13 and then defined as following numerical formula. For more information see FIG 2.

$$\delta \text{ WHITE (5P)} = \frac{\text{Maximum (1,2, ... 5 Point)}}{\text{Minimum (1,2, ... 5 Point)}} \delta \text{ WHITE (13P)} = \frac{\text{Maximum (1,2, ... 13 Point)}}{\text{Minimum (1,2, ... 13 Point)}}$$

- 4. Response time is the time required for the display to transition from black to white (rise time, Tr) and from white to black (falling time, Tf). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.
- 6. Gray scale specification


Gray Level	Luminance [%] (Typ)
LO	0.12
L31	1.12
L63	4.76
L95	11.14
L127	20.11
L159	34.88
L191	55.15
L223	78.75
L255	100

Ver. 1.0 OCT 6. 2015 17/41





FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>



The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".







5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP156UD1. In addition the figures in the next page are detailed mechanical drawing of the LCD.


	Horizontal	359.5 ± 0.5 mm				
Outline Dimension	Vertical	223.8 ± 0.5 mm				
	Thickness (Max.)	2.60 mm				
Bezel Area	Horizontal	347.75 ± 0.5 mm				
Dezei Area	Vertical	197.05 ± 0.5 mm				
Active Diapley Area	Horizontal	344.448 mm				
Active Display Area	Vertical	193.752 mm				
Weight	295g (Max.)	(
Surface Treatment	Anti Glare treatment of the front polarizer					

Ver. 1.0 OCT 6. 2015 19/41



<FRONT VIEW>


Note) Unit:[mm], General tolerance: ± 0.5mm





<REAR VIEW>

Note) Unit:[mm], General tolerance: \pm 0.5mm





6. Reliability

Environment test condition

No.	Test Item	Conditions
1	High temperature storage test	Ta= 60°C, 240h
2	Low temperature storage test	Ta= -20°C, 240h
3	High temperature operation test	Ta= 50°C, 50%RH, 240h
4	Low temperature operation test	Ta= 0°C, 240h
5	Vibration test (non-operating)	Random, 1.0Grms, 10 ~ 300Hz(PSD 0.0035) 3 axis, 30min/axis
6	Shock test (non-operating)	 No functional or cosmetic defects following a shock to all 6 sides delivering at least 180 G in a half sine pulse no longer than 2 ms to the display module No functional defects following a shock delivering at least 200 g in a half sine pulse no longer than 2 ms to each of 6 sides. Each of the 6 sides will be shock tested with one each display, for a total of 6
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr

[Result Evaluation Criteria]

- 1. Comparing the initial functional FOS status, there should be no major change which might affect the practical display function when the display reliability test is conducted.
- 2. After conduct reliability tests, LGD guarantees only functional FOS quality.

Ver. 1.0 OCT 6. 2015 22/41



7. International Standards

7-1. Safety

- a) UL 60950-1, Underwriters Laboratories Inc.
 Information Technology Equipment Safety Part 1 : General Requirements.
- b) CAN/CSA-C22.2 No. 60950-1-07, Canadian Standards Association. Information Technology Equipment - Safety - Part 1 : General Requirements.
- c) EN 60950-1, European Committee for Electro technical Standardization (CENELEC). Information Technology Equipment Safety Part 1 : General Requirements.
- d) IEC 60950-1, The International Electro technical Commission (IEC). Information Technology Equipment - Safety - Part 1 : General Requirements

7-2. Environment


a) RoHS, Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011

Ver. 1.0 OCT 6. 2015 23/41



8. Packing

8-1. Designation of Lot Mark



a) Lot Mark

LG Display

A B C D E F G H I J	K		J K L	М
---------------------	---	--	-------	---

A,B,C : SIZE(INCH) D : YEAR

E: MONTH $F \sim M$: SERIAL NO.

Note

1. YEAR

Year	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020
Mark	Α	В	С	D	E	F	G	Н	J	K

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	Α	В	С

b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form


a) Package quantity in one box: 20 pcs

b) Box Size: 478 x 365 x 328



#APPENDIX-1

■ Packing Assembly





#APPENDIX-2

■ Pallet Assembly


1. Pallet Ready




2. 3 x 2 x 3 Box Pattern



3. Angle Packing & Taping



4. Banding





9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment.
 Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.
- (10) When handling the LCD module, it needs to handle with care not to give mechanical stress to the PCB and Mounting Hole area."

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm\ 200mV(Over\ and\ under\ shoot\ voltage)$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.)

 And in lower temperature, response time(required time that brightness is stable after turned on) becomes
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

Ver. 1.0 OCT 6. 2015 27/41



9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.

 It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM


- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.
 - Please carefully peel off the protection film without rubbing it against the polarizer.
- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

9-7. THE LGD QA RESPONSIBILITY WILL BE AVOIDED IN CASE OF BELOW


- (1) When the customer attaches TSM(Touch Sensor Module) on LCM without Supplier's approval.
- (2) When the customer attaches cover glass on LCM without Supplier's approval.
- (3) When the LCMs were repaired by 3rd party without Supplier's approval.
- (4) When the LCMs were treated like Disassemble and Rework by the Customer and/or Customer's representatives without supplier's approval.

Ver. 1.0 OCT 6. 2015 28/41


















APPENDIX A. LGD Proposal for system cover design




Ver. 1.0 OCT 6. 2015 32/41











APPENDIX B. LGD Proposal for eDP Interface Design Guide


1 **HPD Signal recognition LCDVCC LCDVCC** 0~200ms 0~200ms HPD Glitch **HPD** Glitch **HPD** Min 2.0V **HPD** Min 2.0V Hot Plug Event Hot Plug Event → No AUX communication AUX communication AUX. AUX. Abnormal AUX communication by system HPD glitch recognition Normal AUX communication by system HPD recognition [Abnormal Communication By HPD Glitch] [Normal Communication By HPD Signal] 1. Hot Plug Detection (HPD) Threshold level of Source Device is minimum 2.0V 2. HPD Unplug: HPD pulse stays low longer than 2ms. Define DP Tx shall wait for HPD signal to go high again. 3. "HPD High" is confirmed only after HPD has been asserted continuously for 100msec. 2 **IRQ (Interrupt Request) HPD Pulse Definition LCDVCC** HPD IRQ by link disconnecting 0.5ms ~ 1.0ms RX link status check & HPD Re-link training Abnormal Status Ex) HPD Pulse Link disconnect **AUX** Link Normal Link Normal Main link Video stream Video stream training training Upon detection this "HPD IRQ Event" (0.5ms ~ 1ms), the source device must read the Define link / sink status field of the DPCD and take corrective action.


35/41 Ver. 1.0 OCT 6. 2015



APPENDIX B. LGD Proposal for eDP Interface Design Guide


3 Main Link EYE Diagram





Volts 350mV 214.8ps 5 214.8ps 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 UI

[EYE Diagram]



Point	UI	Voltage (Volts)
1	0.210	0.000
2	0.355	0.140
3	0.500	0.175
4	0.645	0.175
5	0.790	0.000
6	0.645	-0.175
7	0.500	-0.175
8	0.355	-0.140

Point	UI	Voltage (Volts)
1	0.246	0.000
2	0.500	0.075
3	0.755	0.000
4	0.500	-0.075

[EYE Vertices for TP2 at HBR]

[EYE Vertices for TP3 at HBR]

Define Main Link EYE Diagram should meet TP2 and TP3 point

4 Cable Impedance management


Segment	Differential Impedance	Maximum Tolerance		
Fixture	100 Ω			
Connector	100 Ω	+/- 10%		
Wire management	100 Ω			
Cable	100 Ω	+/- 5%		

Define Cable Impedance $100 \Omega + /-5\% (95\Omega \sim 105\Omega)$

Ver. 1.0 OCT 6. 2015 36/41




APPENDIX B. LGD Proposal for eDP Interface Design Guide




Timing Parameter	Description	Required By	Min	Max
T10	Delay from end of valid video from Source to Power Off	Source	0ms	500ms

* LGD recommend that Source must power off the LCDVCC if Main Link off like below.







[Case2. Close the Lid]


Define

If Main Link off signal from Source, then LCDVCC must be Power Off within T10 period at Non-PSR mode

Ver. 1.0 OCT 6. 2015 37/41



APPENDIX B. LGD Proposal for eDP Interface Design Guide



Ver. 1.0 OCT 6. 2015 38/41



APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 1/3

	Byte	Byte	The state of the s	Value	Value			
	(Dec)	(Hex)	Field Name and Comments	(Hex)	(Bin)			
	0	00	Header	00	00000000			
	1	01	Header	FF	11111111			
	2	02	Header	FF	11111111			
de	3	03	Header	FF	11111111			
3 03 Header 4 04 Header 5 05 Header			Header	FF	11111111			
			Header	FF	11111111			
	6				11111111			
					00000000			
	8	08	ID Manufacture Name LGD	30	00110000			
	9	09	ID Manufacture Name	E4	11100100			
ct	10	0A	ID Product Code 04E0h	E0	11100000			
Vendor / Product EDID Version	11	0B	(Hex. LSB first)	04	00000100			
roi	12	0C	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000			
Per	13	0D	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000			
7 0	14	0E	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000			
do 🖂	15	0F	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000			
en E1	16	10	Week of Manufacture - Optinal 00 weeks	00	00000000			
7	17	11	Year of Manufacture 2015 years	19	00011001			
	18	12	EDID structure version # = 1	01	00000001			
	19	13	EDID revision # = 4	04	00000100			
	20	14	Video input Definition = Input is a Digital Video signal Interface, Colo Bit Depth: 8 Bits per Primary Color, Digital Video	A5	10100101			
	20	14	Interface Standard Supported: DisplayPort is supported	AS	10100101			
2.	21	15	Horizontal Screen Size (Rounded cm) = 34 cm	22	00100010			
ay 2te	22	16	Vertical Screen Size (Rounded cm) = 19 cm	13	00010011			
ld!	23	17	Display Transfer Characteristic (Gamma) = (gamma*100)-100 = Example:(2.2*100)-100=120	78	01111000			
Display Parameters	20	- 7	Feature Support [Display Power Management(DPM) : Standby Mode is supported, Suspend Mode is not supported,	70	01111000			
l Pa			Active Off = Very Low Power is supported, Supported Color Encoding Formats: RGB 4:4:4 & YCrCb 4:4:4, Other Feature					
,	24	18	Support Flags: No_sRGB, Preferred Timing Mode, No_Display is continuous frequency (Multi-mode_Base EDID and	EA	11101010			
			Extension Block).]					
	25	19	Red/Green Low Bits (RxRy/GxGy)	E0	11100000			
	26	1A	Blue/White Low Bits (BxBy/WxWy)	35	00110101			
	27	1B	Red X Rx=0.640					
or se				A3	10100011 01010101			
Panel Color Coordinates	28	1C	Red Y Ry = 0.334	55				
C din	29	1D	Green X Gx = 0.309	4F	01001111			
nei	30	1E	Green Y Gy = 0.609	9C	10011100			
20.0	31	1F	Blue X Bx = 0.152	27	00100111			
7	32	20	Blue Y By = 0.054	0D	00001101			
	33	21	White X Wx=0.313	50	01010000			
	34	22	White Y Wy = 0.329	54	01010100			
s	35	23	Established timing 1 (Optional_00h if not used)	00	00000000			
Established Timings				0.0	0000			
ıbl mi	36	24	Established timing 2 (Optional_00h if not used)	00	00000000			
Sta	27	25	Manufactured timing (Ontional Old if not u 1)	00	00000000			
E	37	25	Manufacturer's timings (Optional_00h if not used)	00				
	38	26	Standard timing ID1 (Optional 01h if not used)	01	00000001			
	39	27	Standard timing ID1 (Optional_01h if not used)	01	00000001			
	40	28	Standard timing ID2 (Optional_01h if not used)	01	00000001			
2	41	29	Standard timing ID2 (Optional_01h if not used)	01	00000001			
7	42	2A	Standard timing ID3 (Optional_01h if not used)	01	00000001			
Su	43	2B	Standard timing ID3 (Optional_01h if not used)	01	00000001			
m	44	2C	Standard timing ID4 (Optional_01h if not used)	01	00000001			
Ţ	45	2D	Standard timing ID4 (Optional_01h if not used)	01	00000001			
Standard Timing ID	46	2E	Standard timing ID5 (Optional_01h if not used)	01	00000001			
da	47 48	2F	Standard timing ID5 (Optional_01h if not used) Standard timing ID6 (Optional_01h if not used)	01	00000001			
342	48	30	Standard timing ID6 (Optional_01h if not used) Standard timing ID6 (Optional_01h if not used)	01	00000001			
Sta	50	32	Standard timing ID7 (Optional_off if not used) Standard timing ID7 (Optional_off if not used)	01	00000001			
1	51	33	Standard timing ID7 (Optional_Off it not used) Standard timing ID7 (Optional_Off it not used)	01	00000001			
	52	34	Standard timing ID8 (Optional Oth in not used)	01	00000001			
	53	35	Standard timing ID8 (Optional Oth if not used)	01	00000001			
	- 55	- 55	Isomouna coming too (Optionar_orn it not used)	UI	0000001			



APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 2/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
	54	36	Pixel Clock/10,000 (LSB) 536 MHz @ 60 Hz	60	01100000
	55	37	Pixel Clock/10,000 (MSB)	D 1	11010001
Timing Descriptor #1	56	38	Horizontal Active (HA) (lower 8 bits) 3840 pixels	00	00000000
	57	39	Horizontal Blanking (HB) (lower 8 bits) 180 pixels	B4	10110100
	58	3A	Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits)	F0	11110000
	59	3B	Vertical Avtive (VA) 2160 lines	70	01110000
	60	3C	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 62 lines	3E	00111110
pta	61	3D	Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits)	80	10000000
CL	62	3E	Horizontal Front Porch in pixels (HF) (lower 8 bits) 60 pixels	3C	00111100
Sec	63	3F	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 36 pixels	24	00100100
00	64	40	Vertical Front Porch in lines (VF): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 3 lines: 5 lines	35	00110101
uin	65	41	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
	66	42	Horizontal Vedio Image Size (mm) (lower 8 bits) 344 mm	58	01011000
	67	43	Vertical Vedio Image Size (mm) (lower 8 bits) 194 mm	C2	11000010
	68	44	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	71	47	Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_POS (outside of V-sync)]	1A	00011010
	72	48	Pixel Clock/10,000 (LSB) 357.3 MHz @ 40 Hz	95	10010101
	73	49	Pixel Clock/10,000 (MSB)	8B	10001011
	74	4A	Horizontal Active (HA) (lower 8 bits) 3840 pixels	00	00000000
	75	4B	Horizontal Blanking (HB) (lower 8 bits) 180 pixels	B4	10110100
	76	4C	Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits)	F0	11110000
#2	77	4D	Vertical Avtive (VA) 2160 lines	70	01110000
r +	78	4E	Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 62 lines	3E	00111110
ptc	79	4F	Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits)	80	10000000
cri	80	50	Horizontal Front Porch in pixels (HF) (lower 8 bits) 60 pixels	3C	00111100
)es	81	51	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 36 pixels	24	00100100
7 00	82	52	Vertical Front Porch in lines (VF): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 3 lines: 5 lines	35	00110101
Timing Descriptor #2	83	53	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
	84	54	Horizontal Vedio Image Size (mm) (lower 8 bits) 344 mm	58	01011000
	85	55	Vertical Vedio Image Size (mm) (lower 8 bits) 194 mm	C2	11000010
	86	56	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	87	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	88	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	89	59	Non-Interlace, Normal display, no stereo, Digital Separate [Vsync NEG, Hsync POS (outside of V-sync)]	1A	00011010
	90	5A	Blank for nvDPS	00	00000000
	91	5B	Blank for nvDPS	00	00000000
	92	5C	Blank for nvDPS	00	00000000
	93	5D	Blank for nvDPS	00	00000000
	94	5E	Blank for nvDPS	00	00000000
#3	95	5F	Blank for nvDPS	00	00000000
Timing Descriptor #3	96	60	Blank for nvDPS	00	00000000
pta	97	61	Blank for nvDPS	00	00000000
[C	98	62	Blank for nvDPS	00	00000000
Des	99	63	Blank for nvDPS	00	00000000
00	100	64	Blank for nvDPS	00	00000000
uin	101	65	Blank for nvDPS	00	00000000
	102	66	Blank for nvDPS	00	00000000
	103	67	Blank for nvDPS	00	00000000
	104	68	Blank for nvDPS	00	00000000
	105	69	Blank for nvDPS	00	00000000
	106	6A	Blank for nvDPS	00	00000000
	107	6B	Blank for nvDPS	00	00000000



APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 3/3

	Byte	Byte	Field Name and Comments	Value	Value
	(Dec)	(Hex)		(Hex)	(Bin)
	108	6C	Detailed Timing Descriptions #4	00	00000000
	109	6D	Flag	00	00000000
	110	6E	Reserved	00	00000000
	111	6F	For Brightness Table and Power consumption	02	00000010
	112	70	Flag	00	00000000
#4	113	71	PWM % [7:0] @ Step 0 5 % @ 10 nit	0C	00001100
)r	114	72	PWM % [7:0] @ Step 5 20 % @ 60 nit	33	00110011
Timing Descriptor #4	115	73	PWM % [7:0] @ Step 10 100 % @ 300 nit	FF	11111111
scr	116	74	Nits [7:0] @ Step 0	0A	00001010
Des	117	75	Nits [7:0] @ Step 5	3C	00111100
50	118	76	Nits [7:0] @ Step 10	96	10010110
nin	119	77	Panel Electronicx Power @ 32 x 32 Chess Pattern = 1550 mW	27	00100111
Ţ	120	78	Backlight Power @ 60 nits = 1240 mW	1F	00011111
	121	79	Backlight Power @ Step 10 = 6200 mW	4E	01001110
	122	7A	Nits @ 100% PWM Duty = 300 nit	96	10010110
	123	7B	Flag	00	00000000
	124	7C	Flag	00	00000000
	125	7D	Flag	00	00000000
csum	126	7E	Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0)	00	00000000
Checksum	127	7 F	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)	E7	11100111

Ver. 1.0 OCT 6. 2015 41/41