

SPECIFICATION FOR APPROVAL

- (**•**) Preliminary Specification
- () Final Specification


Title

Customer	DELL
MODEL	

15.4"	WXGA	TFT	LCD
-------	------	-----	-----

SUPPLIER	LG.Philips LCD Co., Ltd.
*MODEL	LP154W01
Suffix	TLF1

*When you obtain standard approval, please use the above model name without suffix



APPROVED BY	SIGNATURE
S. C. Yoon / S.Manager	
REVIEWED BY	
S. R. Kim / Manager	
PREPARED BY	
S. Y. Eom / Engineer	
Y. J. Park / Engineer	
Products Engineerin LG. Philips LCD Co	•



<u>Contents</u>

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6
3-2	INTERFACE CONNECTIONS	7
3-3	SIGNAL TIMING SPECIFICATIONS	9
3-4	SIGNAL TIMING WAVEFORMS	9
3-5	COLOR INPUT DATA REFERNECE	10
3-6	POWER SEQUENCE	11
4	OPTICAL SFECIFICATIONS	12
5	MECHANICAL CHARACTERISTICS	16
6	RELIABLITY	20
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	21
7-2	EMC	21
8	PACKING	
8-1	DESIGNATION OF LOT MARK	22
8-2	PACKING FORM	22
9	PRECAUTIONS	23
Α	APPENDIX. Enhanced Extended Display Identification Data	25



RECORD OF REVISIONS

Revision No	Revision Date	Page	Description	EDID ver
0.0	Jul. 18. 2007	-	First Draft (Preliminary Specification)	0.0
0.1	Nov. 13. 2007	30~32	Update EDID	0.1




1. General Description

The LP154W01 is a Color Active Matrix Liquid Crystal Display with an integral Cold Cathode Fluorescent Lamp (CCFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 15.4 inches diagonally measured active display area with WXGA resolution(800 vertical by 1280 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors.

The LP154W01 has been designed to apply the interface method that enables low power, high speed, low EMI.

The LP154W01 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP154W01 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	15.4 inches diagonal
Outline Dimension	344.0(H, typ) × 222.0(V, typ) × 6.5(D,max) [mm]
Pixel Pitch	0.25875mm × 0.25875 mm
Pixel Format	1280 horiz. By 800 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	235 cd/m ² (Typ.5 point)
Power Consumption	Total 5.78 Watt(Typ.) @ LCM circuit 1.4Watt(Typ.), B/L input 4.42Watt(Typ.)
Weight	560g(Typ.), 575g (Max.) without Inverter
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Anti-glare treatment of the front polarizer / 3H
RoHS Comply	Yes




2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Parameter	Symbol	Val	ues	Units	Notes	
Falanletei	Symbol	Min	Max	Units	NOICES	
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 \pm 5°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Нѕт	-20	60	°C	1	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1	

Table 1. ABSOLUTE MAXIMUM RATINGS

Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.





3. Electrical Specifications

3-1. Electrical Characteristics


The LP154W01 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input which powers the CCFL, is typically generated by an inverter. The inverter is an external unit to the LCD.

Devenuetor	Cumb al		Values				Netes
Parameter		Symbol	Min	Тур	Max	Unit	Notes
MODULE :							
Power Supply Input Voltage		VCC	3.0	3.3	3.6	V _{DC}	
		Mosaic	290	350	410	mA	1
Power Supply Input Current	I _{cc}						
Power Consumption		Pc	-	1.4	1.6	Watt	1
Differential Impedance		Zm	90	100	110	Ohm	2
LAMP :							
Operating Voltage		V _{BL}	665(7.0mA)	680(6.5mA)	895(2.0mA)	V _{RMS}	
Operating Current		I _{BL}	2.0	6.5	7.0	mA _{RMS}	3
Power Consumption		P _{BL}		4.42	4.73		
Operating Frequency		f _{BL}	45	60	80	kHz	
Discharge Stabilization Time		Ts	-	-	3	Min	4
Life Time			15,000	-	-	Hrs	5
Established Starting Voltage at 25℃ at 0 ℃		Vs			1170 1400	V _{RMS} V _{RMS}	

Table 2. ELECTRICAL CHARACTERISTICS

Note)

1. The specified current and power consumption are under the Vcc = 3.3V, 25 °C, fv = 60Hz condition whereas Mosaic pattern is displayed and fv is the frame frequency.




- 2. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.
- 3. The typical operating current is for the typical surface luminance (L_{WH}) in optical characteristics.
- 4. Define the brightness of the lamp after being lighted for 5 minutes as 100%, Ts is the time required for the brightness of the center of the lamp to be not less than 95%.
- 5. The life time is determined as the time at which brightness of lamp is 50% compare to that of initial value at the typical lamp current.



Note)


- 6. The output of the inverter must have symmetrical(negative and positive) voltage waveform and symmetrical current waveform.(Asymmetrical ratio is less than 10%) Please do not use the inverter which has asymmetrical voltage and asymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequence.
- 7. It is defined the brightness of the lamp after being lighted for 5 minutes as 100%. T_s is the time required for the brightness of the center of the lamp to be not less than 95%.
- 8. The lamp power consumption shown above does not include loss of external inverter. The applied lamp current is a typical one.
- 9. Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp, are following.
 - It shall help increase the lamp lifetime and reduce leakage current.
 - a. The asymmetry rate of the inverter waveform should be less than 10%.
 - b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$.
 - * Inverter output waveform had better be more similar to ideal sine wave.




* Asymmetry rate: | I _p – I _{–p} | / I_{rms} * 100% * Distortion rate _ I _p (or I _{–p}) / I_{rms}

- 10. Inverter open voltage must be more than lamp voltage for more than 1 second for start-up. Otherwise, the lamps may not be turned on.
 - * Do not attach a conducting tape to lamp connecting wire.
 - If the lamp wire attach to a conducting tape, TFT-LCD Module has a low luminance and the inverter has abnormal action. Because leakage current is occurred between lamp wire and conducting tape.

Ex of current wave)



Normal current wave - Standard



Abnormal current wave - Bad



Abnormal current wave - Bad



Abnormal current wave - Bad



3-2. Interface Connections

This LCD employs two interface connections, a 30 pin connector is used for the module electronics interface and the other connector is used for the integral backlight system.

The electronics interface connector is a model MDF76LBRW-30S-1H manufactured by Hirose.

Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

1 GND Ground 2 VCC Power Supply, 3.3V Typ. 3 VCC Power Supply, 3.3V Typ. 4 VEEDID DDC 3.3V power 5 NC Reserved for supplier test point 6 Cik EEDID DDC Clock 7 DATA EEDID DDC Clock 8 R _m 0 Negative LVDS differential data input 9 R _m 0 Negative LVDS differential data input 11 R _m 1 Negative LVDS differential data input 12 System 2 2.0 Annector 2.1 LCD MDF76LBRW-30S-1H, Hiros 8 R _m 0 Negative LVDS differential data input 10 GND Ground 11 R _m 1+ Positive LVDS differential data input 13 GND Ground 14 R _m 2- Negative LVDS differential data input 15 R _m 2- Negative LVDS differential data input 16 GND Ground 17 CLKIN- Negative LVDS differential clock input 18 CLKIN- Positive LVDS differential clock input	Pin	Symbol	Description	Notes
1 1	1	GND	Ground	
1 VCC Power Supply, 3.3V Typ. including LVDS Receiver 4 VEEDID DDC 3.3V power 1.2 System : SiWLVDSRx or equivalent 5 NC Reserved for supplier test point 1.2 System : SiWLVDSRx or equivalent 6 Cik EEDID DDC Clock 2. Connector 7 DATA EEDID DDC Data 2. Connector 8 R _{IN} 0- Negative LVDS differential data input 2.1 LCD MDF76LBRW-30S-1H,Hiros 9 R _{IN} 0- Negative LVDS differential data input 2.1 LCD MDF76LBRW-30S-1H,Hiros 9 R _{IN} 0- Negative LVDS differential data input 2.1 LCD MDF76LBRW-30S-1H,Hiros 10 GND Ground 2.2 Mating : FI-XB30SRL-HF11, JAE equivalent. 11 R _{IN} 1- Negative LVDS differential data input 2.3 Connector pin arrangement 2.2 Mating : FI-X30M or equivalent. 13 GND Ground 30 1 14 R _{IN} 2- Negative LVDS differential clock input 30 1 15 R _{IN} 2+ Positive LVDS differential clock input [LCD Module Rear View] 18 CLKIN+ Positive LVDS dif	2	VCC	Power Supply, 3.3V Typ.	
4 V EEDID DDC 3.3V power 1.2 System SiWLVDSRx or equivalent 5 NC Reserved for supplier test point * Pin to Pin compatible with LVDS 6 CIK EEDID DDC Clock 2. Connector 7 DATA EEDID DDC Data 2. Connector 8 R _M 0 Negative LVDS differential data input 9 9 R _N 0+ Positive LVDS differential data input 2.12 Mating: FI-X30M or equivalent. 10 GND Ground 2.2 Mating: FI-X30M or equivalent. 11 R _{IN} 1- Negative LVDS differential data input 2.3 Connector 12 R _{IN} 1+ Positive LVDS differential data input 2.3 Connector pin arrangement 12 R _{IN} 2+ Positive LVDS differential data input 30 14 R _{IN} 2+ Positive LVDS differential data input 30 15 R _{IN} 2+ Positive LVDS differential clock input 10 16 GND Ground [LCD Module Rear View] 17 CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 18 CLKIN+ No Connect 22 GND Ground </td <td>3</td> <td>VCC</td> <td>Power Supply, 3.3V Typ.</td> <td></td>	3	VCC	Power Supply, 3.3V Typ.	
6 Cik EEDID DDC Cock 2. Connector 7 DATA EEDID DDC Data 2.1 LCD :MDF76LBRW-30S-1H,Hiros 8 R _{IN} 0- Negative LVDS differential data input 2.1 LCD :MDF76LBRW-30S-1H,Hiros 9 R _{IN} 0+ Positive LVDS differential data input 2.2 Mating : FI-XB30SRL-HF11, JAE equivalent. Locking design 10 GND Ground 2.2 Mating : FI-X30M or equivalent. 11 R _{IN} 1+ Positive LVDS differential data input 3.3 Connector pin arrangement 12 R _{IN} 1+ Positive LVDS differential data input 3.3 Connector pin arrangement 13 GND Ground Ground 1 14 R _{IN} 2+ Positive LVDS differential data input 1 15 R _{IN} 2+ Positive LVDS differential clock input 1 16 GND Ground 1 1 17 CLKIN- Negative LVDS differential clock input 1 18 CLKIN+ Positive LVDS differential clock input 1 19 GND Ground 1 1 22 GND Ground 1 1 </td <td>4</td> <td>V EEDID</td> <td>DDC 3.3V power</td> <td>1.2 System : SiWLVDSRx or equivalent</td>	4	V EEDID	DDC 3.3V power	1.2 System : SiWLVDSRx or equivalent
7 DATA EEDID DDC Data 21 CDM etclor 8 R _{IN} 0 Negative LVDS differential data input 2.1 LCD :MDF76LBRW-30S-1H,Hiros 9 R _{IN} 0+ Positive LVDS differential data input 2.1 LCD :MDF76LBRW-30S-1H,Hiros 10 GND Ground 2.1 LCD :MDF76LBRW-30S-1H,Hiros 11 R _{IN} 0+ Positive LVDS differential data input 2.2 Mating : FI-X30M or equivalent. 11 R _{IN} 1- Negative LVDS differential data input 2.3 Connector pin arrangement 12 R _{IN} 1+ Positive LVDS differential data input 30 1 14 R _{IN} 2- Negative LVDS differential data input 30 1 15 R _{IN} 2+ Positive LVDS differential clock input 30 1 16 GND Ground [LCD Module Rear View] [LCD Module Rear View] 18 CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 20 20 NC No Connect 22 GND Ground 23 22 GND Ground 23 NC No Connect 24	5	NC	Reserved for supplier test point	* Pin to Pin compatible with LVDS
7 DATA EEDID DDC Data 8 R _{IN} 0- Negative LVDS differential data input 9 R _{IN} 04 Positive LVDS differential data input 10 GND Ground 11 R _{IN} 1- Negative LVDS differential data input 12 R _{IN} 1+ Positive LVDS differential data input 13 GND Ground 14 R _{IN} 2+ Negative LVDS differential data input 15 R _{IN} 2+ Positive LVDS differential data input 16 GND Ground 17 CLKIN- Negative LVDS differential clock input 18 CLKIN+ Positive LVDS differential clock input 19 GND Ground 22 GND Ground 23 NC No Connect 24 NC No Connect 25 GND Ground 26 NC No Connect 27 NC No Connect 28 GND Ground	6	Clk EEDID	DDC Clock	2. Connector
3 NNO Pregative LVDS differential data input equivalent. Locking design 9 R _{IN} 0+ Positive LVDS differential data input equivalent. 10 GND Ground 2.2 Mating : FI-X30M or equivalent. 11 R _{IN} 1+ Positive LVDS differential data input 2.3 Connector pin arrangement 12 R _{IN} 1+ Positive LVDS differential data input 3.3 Connector pin arrangement 13 GND Ground 1 14 R _{IN} 2+ Positive LVDS differential data input 30 15 R _{IN} 2+ Positive LVDS differential clock input 1 16 GND Ground 1 17 CLKIN+ Negative LVDS differential clock input 1 18 CLKIN+ Positive LVDS differential clock input 1 19 GND Ground 23 NC 22 GND Ground 23 NC 23 NC No Connect 24 No Connect 24 NC No Connect 25 GND Ground 26 NC No Connect 26	7	DATA EEDID	DDC Data	2.1 LCD :MDF76LBRW-30S-1H,Hirose or
9 R _{IN} 04 Positive LVDS differential data input 10 GND Ground 2.2 Mating : FI-X30M or equivalent. 11 R _{IN} 1- Negative LVDS differential data input 2.3 Connector pin arrangement 12 R _{IN} 1+ Positive LVDS differential data input 3.3 Connector pin arrangement 13 GND Ground 30 14 R _{IN} 2+ Negative LVDS differential data input 30 15 R _{IN} 2+ Positive LVDS differential clock input 16 16 GND Ground [LCD Module Rear View] 18 CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 19 GND Ground [LCD Module Rear View] 22 GND Ground [LCD Module Rear View] 23 NC No Connect [24 24 NC No Connect [25 25 GND Ground [26 26 NC No Connect [27 28 GND Ground [37	8	R _{IN} 0-	Negative LVDS differential data input	
11 R _{IN} 1- Negative LVDS differential data input 2.3 Connector pin arrangement 12 R _{IN} 1+ Positive LVDS differential data input 30 1 13 GND Ground 30 1 14 R _{IN} 2+ Positive LVDS differential data input 30 1 15 R _{IN} 2+ Positive LVDS differential data input 30 1 16 GND Ground 1 1 Image: CLKIN- Negative LVDS differential clock input Image: CLKIN- Image: CLKIN- Image: CLKIN- Negative LVDS differential clock input Image: CLKIN-	9	R _{IN} 0+	Positive LVDS differential data input	equivalent. Locking design
11 Integrative EVDS differential data input 12 R _{IN} 1+ Positive LVDS differential data input 13 GND Ground 14 R _{IN} 2+ Negative LVDS differential data input 15 R _{IN} 2+ Positive LVDS differential data input 16 GND Ground 17 CLKIN- Negative LVDS differential clock input 18 CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connect 21 NC No Connect 23 NC No Connect 24 NC No Connect 25 GND Ground 26 NC No Connect 27 NC No Connect 28 GND Ground	10	GND	Ground	2.2 Mating : FI-X30M or equivalent.
13 GND Ground 1 14 R _{IN} 2- Negative LVDS differential data input 1 15 R _{IN} 2+ Positive LVDS differential data input 1 16 GND Ground 1 17 CLKIN- Negative LVDS differential clock input 1 18 CLKIN+ Positive LVDS differential clock input 1 19 GND Ground 1 20 NC No Connect 1 21 NC No Connect 1 23 NC No Connect 1 24 NC No Connect 1 25 GND Ground 1 26 NC No Connect 1 27 NC No Connect 1 28 GND Ground 1	11	R _{IN} 1-	Negative LVDS differential data input	2.3 Connector pin arrangement
14 R _{IN} 2- Negative LVDS differential data input 15 R _{IN} 2+ Positive LVDS differential data input 16 GND Ground 17 CLKIN- Negative LVDS differential clock input 18 CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connect 21 NC No Connect 23 NC No Connect 24 NC No Connect 25 GND Ground 26 NC No Connect 27 NC No Connect 28 GND Ground	12	R _{IN} 1+	Positive LVDS differential data input	
15R _{in} 2+Positive LVDS differential data input16GNDGround17CLKIN-Negative LVDS differential clock input18CLKIN+Positive LVDS differential clock input19GNDGround20NCNo Connect21NCNo Connect22GNDGround23NCNo Connect24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	13	GND	Ground	301
16GNDGround17CLKIN-Negative LVDS differential clock input18CLKIN+Positive LVDS differential clock input19GNDGround20NCNo Connect21NCNo Connect22GNDGround23NCNo Connect24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	14	R _{IN} 2-	Negative LVDS differential data input	<u></u>
17CLKIN-Negative LVDS differential clock input[LCD Module Rear View]18CLKIN+Positive LVDS differential clock input[19GNDGround20NCNo Connect21NCNo Connect22GNDGround23NCNo Connect24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	15	R _{IN} 2+	Positive LVDS differential data input	
17 CLKIN- Negative LVDS differential clock input 18 CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connect 21 NC No Connect 22 GND Ground 23 NC No Connect 24 NC No Connect 25 GND Ground 26 NC No Connect 27 NC No Connect 28 GND Ground	16	GND	Ground	
19GNDGround20NCNo Connect21NCNo Connect22GNDGround23NCNo Connect24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	17	CLKIN-	Negative LVDS differential clock input	[LCD Module Rear View]
20NCNo Connect21NCNo Connect22GNDGround23NCNo Connect24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	18	CLKIN+	Positive LVDS differential clock input	
21NCNo Connect22GNDGround23NCNo Connect24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	19	GND	Ground	
22GNDGround23NCNo Connect24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	20	NC	No Connect	
23NCNo Connect24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	21	NC	No Connect	
24NCNo Connect25GNDGround26NCNo Connect27NCNo Connect28GNDGround	22	GND	Ground	
25GNDGround26NCNo Connect27NCNo Connect28GNDGround	23	NC	No Connect	
26 NC No Connect 27 NC No Connect 28 GND Ground	24	NC	No Connect	
27 NC No Connect 28 GND Ground	25	GND	Ground	
28 GND Ground	26	NC	No Connect	
	27	NC	No Connect	
29 NC No Connect	28	GND	Ground	
••••••••••••••••••••••••••••••••••••••	29	NC	No Connect	
30 NC No Connect	30	NC	No Connect	

The backlight interface connector is a model BHSR-02VS-1, manufactured by JST or Compatible. The mating connector part number is AMP1674817-2 or equivalent.


Table 4. BACKLIGHT CONNECTOR PIN CONFIGURATION (J3)	

Pin	Symbol	Description	Notes	
1	HV	Power supply for lamp (High voltage side)	1	
2	LV	Power supply for lamp (Low voltage side)	1	
Notes : 1. The high voltage side terminal is colored Pink and the low voltage side terminal is Green.				
Ver. 0.1 Nov. 13, 2007 8/				



3-3. LVDS Signal Timing Specifications


3-3-1. DC Specification




Description	Symb ol	Min	Max	Unit	Notes
LVDS Differential Voltage	V _{ID}	100	600	mV	-
LVDS Common mode Voltage	V _{CM}	0.6	1.8	V	-
LVDS Input Voltage Range	V _{IN}	0.3	2.1	V	-

3-3-2. AC Specification


LVDS Clock		lk ≥ 65MHz			 XX
Description	Symbol	Min	Max	Unit	Notes
LVDS Clock to Data Skow Margin	t _{SKEW}	- 400	+ 400	ps	85MHz > Fclk ≥ 65MHz
LVDS Clock to Data Skew Margin	t _{SKEW}	- 600	+ 600	ps	65MHz > Fclk ≥ 25MHz
LVDS Clock to Clock Skew Margin (Even to Odd)	t _{SKEW_EO}	- 1/7	+ 1/7	T _{clk}	-
Maximum deviation of input clock frequency during SSC	F _{DEV}	-	± 3	%	-
Maximum modulation frequency of input clock during SSC	F _{MOD}	-	200	KHz	-



< Clock skew margin between channel >



< Spread Spectrum >



< LVDS Data Format >

3-3-3. Data Format

Nov. 13, 2007



LP154W01 Liquid Crystal Display

Product Specification

2) LVDS 1 Port

RCLK+			
RA+/-	R3 R2 R1 R0	C0 R5 R4 R3 R2 R1 R0	G0 R5 R4
RB+/-	G4 G3 G2 G1	BI BO C5 C4 C3 C2 GI	BI BO C5
RC+/-	B5 B4 B3 B2	DE VSYNCHSYNC B5 B4 B3 B2	DE VSYNCHSYNC
RD+/-	G7 G6 R7 R6	X B7 B6 G7 G6 R7 R6	X B7 B6
	——Previous (N-1)th Cycle ——	Current (Nth) Cycle ————	——————————————————————————————————————



3-4. Signal Timing Specifications


This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of LVDS Tx/Rx for its proper operation.

ITEM	Symbol		Min	Тур	Max	Unit	Note
DCLK	Frequency	f _{CLK}	-	75.5	-	MHz	
	Period	Thp	1380	1512	1552		
Hsync	Width	t _{wH}	16	48	56	tCLK	
	Width-Active	t _{WHA}	1280	1280	1280		
	Period		808	832	848		
Vsync	Width	t _{wv}	2	6	10	tHP	
	Width-Active	t _{WVA}	800	800	800		
	Horizontal back porch	t _{HBP}	68	120	144	tCLK	
Data	Horizontal front porch	t _{HFP}	16	64	72	ICLK	
Enable	Vertical back porch	t _{VBP}	5	23	32	tHP	
	Vertical front porch	t _{VFP}	1	3	6		


Table 6. TIMING TABLE

3-5. Signal Timing Waveforms

Data Enable, Hsync, Vsync



Condition : VCC =3.3V





3-6. Color Input Data Reference

The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color ; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

									Inp	out Co	olor D	ata							
	Color			RE	Ð					GRE	EEN					BL	UE		
		MSE						MSE					LSB						LSB
	I	R 5	R 4	R 3	R 2	R 1	R 0	G 5	G 4	G 3	G 2	G 1	G 0	B 5	B 4	B 3	B 2	B 1	B 0
	Black	0	0	0 	0 	0	0	0 	0	0	0	0	0	0 	0	0	0	0 0	0 0
	Red	1 	1	1 	1 	1 1	1 1	0 	0		0	0	0	0 	0	0	0	0	0
	Green	0	0		0	0	0	1 	1	1 	1 	1 1	1	0 		0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1 1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED																			
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN																· · · · · ·	 		
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
BLUE				•••••						•••••			• • • • • •			· · · · · · · · · · · · · · · · · · ·	 		
	BLUE (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	BLUE (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Table 7.	COLOR DATA REFERENCE



3-7. Power Sequence




Table 8. POWER SEQUENCE TABLE

Parameter		Value		Units
	Min.	Тур.	Max.	
T ₁	0	-	10	(ms)
T ₂	0	-	50	(ms)
T ₃	200	-	-	(ms)
T ₄	200	-	-	(ms)
T ₅	0	-	50	(ms)
T ₆	0	-	10	(ms)
T ₇	200	-	-	(ms)

Note)

1. Valid Data is Data to meet "3-3. LVDS Signal Timing Specifications"

- 2. Please avoid floating state of interface signal at invalid period.
- 3. When the interface signal is invalid, be sure to pull down the power supply for LCD VCC to 0V.
- 4. Lamp power must be turn on after power supply for LCD and interface signal are valid.



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0° .

FIG. 1 presents additional information concerning the measurement equipment and method.




FIG. 1 Optical Characteristic Measurement Equipment and Method

ab	le	9.	OPTICAL CHARACTERISTICS	

	۱ ۱	a=250, vec		$12, 1_{CLK} - 75.$	JVII 12, 1 _{BL}		
Deremeter	Symbol		Values		Units	Notoo	
Parameter	Symbol	Min	Тур	Max	Units	Notes	
Contrast Ratio	CR	300	350	-		1	
Surface Luminance, white	L _{WH}	200	235	-	cd/m ²	2	
Luminance Variation	δ_{WHITE}	-	1.8	2.0		3	
Response Time	Tr _R + Tr _D		16	25	ms	4	
Color Coordinates					1		
RED	RX	0.570	0.600	0.630	1		
	RY	0.321	0.351	0.381			
GREEN	GX	0.295	0.325	0.355			
	GY	0.524	0.554	0.584			
BLUE	BX	0.124	0.154	0.184			
	BY	0.115	0.145	0.175			
WHITE	WX	0.283	0.313	0.343			
	WY	0.299	0.329	0.359			
Viewing Angle	[]	5	
x axis, right(Φ =0°)	Θr	40	45	-	degree		
x axis, left (Φ =180°)	ΘΙ	40	45	-	degree		
y axis, up (Φ =90°)	Θu	10	15		degree		
y axis, down (Φ =270°)	Θd	30	35		degree		
Gray Scale					1	6	



LP154W01 Liquid Crystal Display

Note)

1. Contrast Ratio(CR) is defined mathematically as Surface Luminance with all white pixels

Contrast Ratio =

Surface Luminance with all black pixels

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

 $L_{WH} = Average(L_1, L_2, \dots, L_5)$

3. The variation in surface luminance , The panel total variation (δ_{WHITE}) is determined by measuring L_N at each test position 1 through 13 and then defined as followed numerical formula. For more information see FIG 2.

 $\delta_{\text{WHITE}} = \frac{\text{Maximum}(L_1, L_2, \dots, L_{13})}{\text{Minimum}(L_1, L_2, \dots, L_{13})}$

- 4. Response time is the time required for the display to transition from white to black (rise time, Tr_R) and from black to white(Decay Time, Tr_D). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.

6.	Gray	scale	specification
----	------	-------	---------------


 $f_{V} = 60$ Hz

Gray Level	Luminance [%] (Typ)
LO	0
L7	0.80
L15	4.25
1.00	10.9
	21.0
L39	34.8
	52.5
L55	74.2
L63	100



FIG. 2 Luminance


<measuring point for surface luminance & measuring point for luminance variation>



H,V : ACTIVE AREA A : H/4 mm B : V/4 mm C : 10 mm D : 10 mm POINTS : 13 POINTS

FIG. 3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".





5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP154W01. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	344.0 ± 0.5 mm				
Outline Dimension	Vertical	$222.0\pm0.5\text{mm}$				
	Thickness	6.5mm (max)				
Bezel Area	Horizontal	$335.0\pm0.5\text{mm}$				
Dezel Area	Vertical	$210.7\pm0.5 \text{mm}$				
Active Display Area	Horizontal	331.2 mm				
Active Display Area	Vertical	207.0 mm				
Weight	575g (Max.) without inverter					
Surface Treatment	Anti-glare treatment of the front polarizer / 3H					




LP154W01 Liquid Crystal Display


Product Specification

<FRONT VIEW>






Nov. 13, 2007






<REAR VIEW>

Note) Unit:[mm], General tolerance: ± 0.5mm











- * Screw Length(A) : Max : 2.5, Min : 2.0
- * Screw Depth(B) : Min 2.5
- * Screw Torque : Max 2.5kgf.cm (Measurement Gauge:Torque Meter)




LPL Proposal for system cover design.(Appendix)








LPL Proposal for system cover design.





LPL Proposal for system cover design.





6. Reliability

Environment test condition

No.	Test Item	Conditions						
1	High temperature storage test	Ta= 60°C, 240h						
2	Low temperature storage test	Ta= -20°C, 240h						
3	High temperature operation test	Ta= 50°C, 50%RH, 240h						
4	Low temperature operation test	Ta= 0°C, 240h						
5	Vibration test (non-operating)	Sine wave, 5 ~ 150Hz, 1.5G, 0.37oct/min 3 axis, 1hour/axis						
6	Shock test (non-operating)	Half sine wave, 180G, 2ms one shock of each six faces(I.e. run 180G 2ms for all six faces)						
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr						

{ Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.



7. International Standards

7-1. Safety

a) UL 60950-1:2003, First Edition, Underwriters Laboratories, Inc., Standard for Safety of Information Technology Equipment.
b) CAN/CSA C22.2, No. 60950-1-03 1st Ed. April 1, 2003, Canadian Standards Association, Standard for Safety of Information Technology Equipment.
c) EN 60950-1:2001, First Edition, European Committee for Electrotechnical Standardization(CENELEC) European Standard for Safety of Information Technology Equipment.

7-2. EMC

a) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. "American National Standards Institute(ANSI), 1992

b) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special Committee on Radio Interference.

c) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization.(CENELEC), 1998 (Including A1: 2000)



8. Packing

8-1. Designation of Lot Mark

a) Lot Mark



A,B,C : SIZE(INCH)
E : MONTH

D : YEAR F ~ M : SERIAL NO.

Note

1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	А	В	С

b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

- a) Package quantity in one box : 20 pcs
- b) Box Size : 395mm × 390mm × 306mm



9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental)
- to the polarizer.)(7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm 200 \text{mV}(\text{Over and under shoot voltage})$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.



9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.

Please carefully peel off the protection film without rubbing it against the polarizer.

- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



٦

Product Specification

APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 1/3

	LP154W01-TLF1(GIP) E-EDID DATA (ver0.1)									
	Value	lue	alı	Va	١	Byte# Field Name and Comments	# Byte#	Byte#		
	(binary)		-	(HE	((HEX)	al) (HEX)	decimal)		
	0000 0000	0		0		00 Header	00	0		
	1111 1111	F		F		01 Header		1		
	1111 1111	F		F		02 Header		2		
Header	1111 1111	F	101 101	F		03 Header		3		
	1111 1111	F	000	F	000000000000000000000000000000000000000	04 Header	-	4		
	1111 1111	E.		F		05 Header		5		
	1111 1111	F		F		06 Header	-	6		
	0000 0000	0		0	-	07 Header		7		
	0011 0010	2	_	3		08 EISA manufacturer code(3 Character ID) = LPL		8		
	0000 1100	С	-	0		09 EISA manufacture code (Compressed ASCII)		9		
	0000 0001	1	-	0		0A Panel Supplier Reserved – Product code		10		
	0000 0010	2		0		0B Panel Supplier Reserved – Product code		11		
Vender/	0000 0000	0		0		0C LCD Module Serial No. = 0 (If not used)	0C	12		
Product I	0000 0000	0	Ľ	0		0D LCD Module Serial No. = 0 (If not used)	0D	13		
	0000 0000	0	ľ	0		0E LCD Module Serial No. = 0 (If not used)	0E	14		
	0000 0000	0	ľ	0		0F LCD Module Serial No. = 0 (If not used)	0F	15		
	0000 0000	0	T	0		10 Week of Manufacture = 00	10	16		
	0001 0001	1	T	1		11 Year of Manufacture = 2007	11	17		
EDID Versi	0000 0001	1	t	0		12 EDID Structure version # = 1		18		
Revision	0000 0011	3	100	0		13 EDID Revision $\#=3$		19		
	1000 0000	0	_	8		14 Video Input Definition = Digital I/P,non TMDS CRGB		20		
Display	0010 0001	1		2		15 Max H image size(cm) = 33.12cm(33)		21		
Paramete	0001 0101	5	T	1		16 Max V image size(cm) = 20.70 cm(21)	16	22		
	0111 1000	8		7		17 Display gamma =2.2	17	23		
	0000 1010	А		0		18 Feature support(DPMS) = Active off, RGB Color	18	24		
	1011 0011	3		В		19 Red/Green low Bits	19	25		
	0100 0000	0		4		1A Blue/White Low Bits	1A	26		
	1001 1001	9		9		1B Red X Rx = 0.600	1B	27		
	0101 1001	9		5		1C Red Y Ry = 0.351		28		
Color	0101 0011	3		5		1D Green X Gx = 0.325		29		
Characteris	1000 1101	D		8		1E Green Y Gy = 0.554		30		
	0010 0111	7		2		1F Blue X Bx = 0.154		31		
	0010 0101	5		2		20 Blue Y By = 0.145		32		
	0101 0000	0		5		21 White X Wx = 0.313		33		
	0101 0100	4	_	5		22 White Y Wy = 0.329		34		
Establishe	0000 0000	0	202	0		23 Established Timing I		35		
Timings	0000 0000	0		0		24 Established Timing II		36		
	0000 0000	0	Ļ	0		25 Manufacturer's Timings		37		
	0000 0001	1	+	0		26 Standard Timing Identification 1 was not used		38		
	0000 0001	1	+	0	-	27 Standard Timing Identification 1 was not used	27	39		
	0000 0001	1		0	(28 Standard Timing Identification 2 was not used	28	40		
	0000 0001	1	ſ	0	(29 Standard Timing Identification 2 was not used	29	41		
	0000 0001	1	Г	0	(2A Standard Timing Identification 3 was not used	2A	42		
	0000 0001	1	Т	0	(2B Standard Timing Identification 3 was not used	2B	43		
Standard	0000 0001	1	t	0	(2C Standard Timing Identification 4 was not used		44		
Timing II	0000 0001	1	+	0		2D Standard Timing Identification 4 was not used		45		
i i i i i i i i i i i i i i i i i i i	0000 0001	1	+	0		2E Standard Timing Identification 5 was not used		46		
	0000 0001	1	+	0		2F Standard Timing Identification 5 was not used		40		
			+	-						
	0000 0001	1	+	0		30 Standard Timing Identification 6 was not used		48		
	0000 0001	1	╀	0		31 Standard Timing Identification 6 was not used		49		
	0000 0001	1	1	0		32 Standard Timing Identification 7 was not used		50		
	0000 0001	1		0	(33 Standard Timing Identification 7 was not used	33	51		
	0000 0001	1		0	(34 Standard Timing Identification 8 was not used	34	52		
	0000 0001	1	Т	0	(35 Standard Timing Identification 8 was not used	25	53		



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 2/3

Byte#	Byte#	Field Name and Comments		lue	Value	
(decimal)	(HEX)			EX)	(binary)	
54	36	Pixel Clock/10,000 (LSB)	7	Ε	0111 1110	
55	37	Pixel Clock/10,000 (MSB) / 1280 x 800 @ 60Hz pixel clock = 75.5MHz	1	D	0001 1101	
56	38	Horizontal Active = 1280 pixels	0	0	0000 0000	
57	39	Horizontal Blanking = 232 pixels	E	8	1110 1000	
58	ЗA	Horizontal Active : Horizontal Blanking = 1280 : 232	5	0	0101 0000	
59	3B	Vertical Avtive = 800 lines	2	0	0010 0000	
60	3C	Vertical Blanking = 32 lines	2	0	0010 0000	
61	3D	Vertical Active : Vertical Blanking = 800 : 32	3	0	0011 0000	Timing
62	ЗE	Horizontal Sync. Offset = 64 pixels	4	0	0100 0000	Descriptor
63	3F	Horizontal Sync Pulse Width = 48 pixels	3	0	0011 0000	#1
64	40	Vertical Sync Offset = 3 lines : Sync Width = 6 lines	3	6	0011 0110	
65	41	Horizontal Vertical Sync Offset/Width upper 2bits = 0	0	0	0000 0000	
66	42	Horizontal Image Size = 331.2mm(331)	4	B	0100 1011	
67	42		C 4	F		
68	43	Vertical Image Size = 207.0mm(207)		F 0	1100 1111 0001 0000	
-		Horizontal & Vertical Image Size	1			
69	45	Horizontal Border = 0	0	0	0000 0000	
70	46	Vertical Border = 0	0	0	0000 0000	
71	47	Non-interlaced, Normal display, no stereo, Digital separate sync, H/V pol negatives	1	9	0001 1001	
72	48	Pixel Clock/10,000 (LSB)	7	E	0111 1110	
73	49	Pixel Clock/10,000 (MSB) / 1280 x 800 @ 60Hz pixel clock = 75.5MHz	1	D	0001 1101	
74	4A	Horizontal Active = 1280 pixels	0	0	0000 0000	
75	4B	Horizontal Blanking = 232 pixels	E	8	1110 1000	
76	4C	Horizontal Active : Horizontal Blanking = 1280 : 232	5	0	0101 0000	
77 78	4D 4E	Vertical Avtive = 800 lines Vertical Blanking = 32 lines	2	0	0010 0000 0010 0000	Detailed
79	4⊑ 4F	Vertical Active : Vertical Blanking = 800 : 32	3	0	0010 0000	Timing
80	50	Horizontal Sync. Offset = 64 pixels	4	0	0100 0000	Description
81	50	Horizontal Sync Pulse Width = 48 pixels	3	0	0011 0000	#2
82	52	Vertical Sync Offset = 3 lines : Sync Width = 6 lines	3	6	0011 0110	"-
83	53	Horizontal Vertical Sync Offset/Width upper 2bits = 0	0	0	0000 0000	
84	55	Horizontal Image Size = 331.2mm(331)	4	В	0100 1011	
85	55	Vertical Image Size = 207.0mm(207)	С	F	1100 1111	
86	56	Horizontal & Vertical Image Size	1	0	0001 0000	
87	57	Horizontal Border = 0	0	0	0000 0000	
88	58	Vertical Border = 0	0	0	0000 0000	
89	59	Module "A" Revision = 00	0	_	0000 0000	
90	5A	Flag	0		0000 0000	
91	5B	Flag	0	0	0000 0000	
92	<u>5C</u>	Flag	0 F	0 E	0000 0000	
<u>93</u> 94	5D 5E	Dummy Descriptor Flag	F 0		1111 1110 0000 0000	
94 95	5F	Dell P/N 1st Character = C	4	3	0100 0001	
<u>95</u>	<u> </u>	Dell P/N 1st Character = 3	3		0011 0011	Detailed
97	61	Dell P/N 3nd Character = 6	3		0011 0110	Timing
98	62	Dell P/N 4th Character = 2	3		0011 0010	Description
99	63	Dell P/N 5th Character = C	4	3	0100 0011	#3
100	64	LCD Supplier EEDID Revision # = A00	8		1000 0000	
101	65	Manufacturer P/N = 1	3	1	0011 0001	
102	66	Manufacturer P/N = 5	3	5	0011 0101	
103	67	Manufacturer P/N = 4	3		0011 0100	
104	68	Manufacturer P/N = W	5	7	0101 0111	
105	69	Manufacturer P/N = 0	3		0011 0000	
106	6A	Manufacturer P/N = 1	3	0000000108	0011 0001	
107	6B	turer P/N(If <13 char, then terminate with ASCII code 0Ah, set remaininf	cl 0	А	0000 1010	

APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 3/3

Byte#	Byte#	Field Name and Comments		lue	Value	
(decimal)	(HEX)		(H	EX)	(binary)	
108	6C	Flag	0	0	0000 0000	
109	6D	Flag	0	0	0000 0000	
110	6E	Flag	0	0	0000 0000	
111	6F	Data Type Tag : ASCII String	F	E	1111 1110	
112	70	Flag	0	0	0000 0000	
113	71	SMBUS Value = 10 nits	2	6	0010 0110	
114	72	SMBUS Value = 17 nits	3	4	0011 0100	Detailed
115	73	SMBUS Value = 24 nits	3	E	0011 1110	Timing
116	74	SMBUS Value = 30 nits	4	4	0100 0100	Description
117	75	SMBUS Value = 60 nits	6	4	0110 0100	#4
118	76	SMBUS Value = 110 nits	8	9	1000 1001	
119	77	SMBUS Value = 150 nits	А	4	1010 0100	
120	78	SMBUS Value = Max (Typically = FFh)	F	F	1111 1111	
121	79	Number of LVDS receiver chips = 1 or 2	0	1	0000 0001	
122	7A	BIST Enable: Yes = '01' No = '00'	0	1	0000 0001	
123	7B	(If<13 char, then terminate with ASCII code 0Ah, set remaining char=20h	0	А	0000 1010	
124	7C	(If<13 char, then terminate with ASCII code 0Ah)	2	0	0010 0000	
125	7D	(If<13 char, then terminate with ASCII code 0Ah)	2	0	0010 0000	
126	7E	Extension flag = 00	0	0	0000 0000	Extension Flag
127	7F	Checksum	С	3	1100 0011	Checksum