

SPECIFICATION FOR **APPROVAL**

) Preliminary Specification (

•) Final Specification (

Title

14.1"	WXGA TFT LCI	D
-------	--------------	---

Customer	General
MODEL	

SUPPLIER	LG Display Co., Ltd.
*MODEL	LP141WX5
Suffix	TLP3

*When you obtain standard approval, please use the above model name without suffix

APPROVED BY	SIGNATURE
1	
Please return 1 copy for you your signature and comment	

APPROVED BY	SIGNATURE
H. S. Kim / G.Manager	
REVIEWED BY	
M. J. Lee / Manager	
PREPARED BY	
J. P. Lee / Engineer	
D. J. Lee / Engineer	
	H. S. Kim / G.Manager REVIEWED BY M. J. Lee / Manager PREPARED BY J. P. Lee / Engineer



Contents

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6
3-2	INTERFACE CONNECTIONS	7
3-3	LVDS SIGNAL TIMING SPECIFICATIONS	9
3-4	SIGNAL TIMING SPECIFICATIONS	11
3-5	SIGNAL TIMING WAVEFORMS	11
3-6	COLOR INPUT DATA REFERNECE	12
3-7	POWER SEQUENCE	13
4	OPTICAL SFECIFICATIONS	14
5	MECHANICAL CHARACTERISTICS	18
6	RELIABLITY	25
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	26
7-2	EMC	26
8	PACKING	
8-1	DESIGNATION OF LOT MARK	27
8-2	PACKING FORM	27
9	PRECAUTIONS	28
A	APPENDIX. Enhanced Extended Display Identification Data	30




RECORD OF REVISIONS

Revision No	Revision Date	Page	Description	EDID ver
1.0	Oct. 06. 2010	-	Final Specification	1.0
		6	Electrical Characteristics update	
		20	Rear View Drawing update (Label drawing update)	
		28	Label Description update	
1.1	Oct. 15. 2010	20	Connector position update	

1. General Description

The LP141WX5 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 14.1 inches diagonally measured active display area with WXGA resolution (1280 horizontal by 800 vertical pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors. The LP141WX5 has been designed to apply the interface method that enables low power, high speed, low EMI. The LP141WX5 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP141WX5 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	14.1 inches diagonal
Outline Dimension	319.5(H,Typ.) × 205.5(V,Typ.) × 5.5(D,Max.) [mm]
Pixel Pitch	0.2373mm × 0.2373 mm
Pixel Format	1280 horiz. By 800 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	220 cd/m ² (Typ.5 point)
Power Consumption	Total 4.55 Watt(Typ.) @ LCM circuit 1.35 Watt (TypMosaic), B/L 3.2Watt(Typ.)
Weight	390g(Тур.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Anti-Glare treatment of the front polarizer
RoHS / Low Halogen Comply	Yes
BFR / PVC /As Free	Yes of all


2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Parameter	Symbol	Val	ues	Units	Notes
Falametei	Symbol	Min	Max	Units	Notes
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 \pm 5°C
Operating Temperature	Тор	0	50	°C	1
Storage Temperature	Нѕт	-20	60	°C	1
Operating Ambient Humidity	Нор	10	90	%RH	1
Storage Humidity	Нѕт	10	90	%RH	1

Table 1. ABSOLUTE MAXIMUM RATINGS

Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.



3. Electrical Specifications

3-1. Electrical Characteristics

The LP141WX5 requires two power inputs. The first logic is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second backlight is the input about LED BL with LED Driver.


Parameter				Values		Unit	Notes
		Symbol	Min	Тур	Max		
LOGIC :							
Power Supply Input Voltage		Vcc	3.0	3.3	3.6	V	1
Power Supply Input Current	Mosaic	lcc	-	410	470	mA	2
Power Consumption		Pcc	-	1.35	1.55	W	3
Power Supply Inrush Current		Icc_p			1500	mA	4
LVDS Impedance		Zlvds	90	100	110	Ω	5
BACKLIGHT : (with LED Drive	er)		\mathbf{C}				
LED Power Input Voltage		VLED	7.0	12.0	21.0	V	6
LED Power Input Current		ILED	-	20.0	21.0	mA	6
LED Power Consumption		PLED	-	3.2	3.4	W	7
LED Power Inrush Current		ILED_P	-	-	2000	mA	8
PWM Duty Ratio			1.0	-	100	%	9
PWM Jitter		-	0	-	0.2	%	10
PWM Impedance		Zрwм	20	40	60	kΩ	
PWM Frequency		Fpwm	200	-	1000	Hz	11
PWM High Level Voltage		V _{PWM_H}	3.0	-	5.3	V	
PWM Low Level Voltage		V _{PWM_L}	0	-	0.3	V	
LED_EN Impedance		Zрwм	20	40	60	kΩ	
LED_EN High Voltage		Vled_en_h	3.0	-	5.3	V	
LED_EN Low Voltage		Vled_en_l	0	-	0.3	V	
Life Time			15,000	-	-	Hrs	12

Table 2. ELECTRICAL CHARACTERISTICS




Note)

- 1. The measuring position is the connector of LCM and the test conditions are under 25 °C, fv = 60Hz, Black pattern.
- 2. The specified lcc current and power consumption are under the Vcc = 3.3V , 25 °C , fv = 60Hz condition and Mosaic pattern.



- 3. This Spec. is the max load condition for the cable impedance designing.
- 4. The below figures are the measuring Vcc condition and the Vcc control block LGD used. The Vcc condition is same as the minimum of T1 at Power on sequence.



- 5. This impedance value is needed for proper display and measured form LVDS Tx to the mating connector.
- 6. The measuring position is the connector of LCM and the test conditions are under 25 °C.
- 7. The current and power consumption with LED Driver are under the VIed = 12.0V , 25 ℃, Dimming of Max luminance and White pattern with the normal frame frequency operated(60Hz).
- 8. The below figures are the measuring Vled condition and the Vled control block LGD used. VLED control block is same with Vcc control block.
 Rising time 90% VLED
 VLED
 VLED
- 9. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue. LGD LED Driver guarantee 6.0% at PWM minimum dimming ratio. Minimum dimming ratio 1.0% is based on Lenovo's.
- 10. If Jitter of PWM is bigger than maximum, it may induce flickering.
- 11. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 12. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value specified in table 7. under general user condition.



3-2. Interface Connections

This LCD employs two interface connections, a 40 pin connector is used for the module electronics interface and the other connector is used for the integral backlight system.


The electronics interface connector is a model CABLINE-VS RECE ASS'Y manufactured by I-PEX.

Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

1 GND Ground 2 VCC Power Supply, 3.3V Typ. 3 VCC Power Supply, 3.3V Typ. 4 V EEDID DDC 3.3V power 5 TEST Reserved for supplier test point 6 Cik EEDID DDC Clock 7 DATA EEDID DDC Clock 8 Odd_RN 0- Negative LVDS differential data input 9 Odd_RN 0+ Positive LVDS differential data input 11 Odd_RN 1- Negative LVDS differential data input 12 Odd_RN 1+ Positive LVDS differential data input 13 GND Ground 14 Odd_RN 2+ Positive LVDS differential data input 15 Odd_RN 2+ Positive LVDS differential data input 14 Odd_RN 2+ Positive LVDS differential data input 15 Odd_RN 2+ Positive LVDS differential clock input 16 GND Ground 17 Odd_CLKIN+ Positive LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground <	
3 VCC Power Supply, 3.3V Typ. 4 V EEDID DDC 3.3V power 5 TEST Reserved for supplier test point 6 Cik EEDID DDC Clock 7 DATA EEDID DDC Data 8 Odd_RiN 0- Negative LVDS differential data input 9 Odd_RiN 0+ Positive LVDS differential data input 10 GND Ground 11 Odd_RiN 1+ Negative LVDS differential data input 12 Odd_RiN 1+ Positive LVDS differential data input 13 GND Ground 14 Odd_RiN 2+ Negative LVDS differential data input 15 Odd_RiN 2+ Positive LVDS differential data input 16 GND Ground 17 Odd_CLKIN+ Negative LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connection 21 NC No Connection	
4 V EEDID DDC 3.3V power 1, Interface chips 5 TEST Reserved for supplier test point 1, Interface chips 6 Cik EEDID DDC Clock 1, Interface chips 7 DATA EEDID DDC Data 1, Interface chips 8 Odd_R _{IN} 0 Negative LVDS differential data input 2 System : THC63LVDF823A or equivalent 9 Odd_R _{IN} 0+ Positive LVDS differential data input 2 Connector 10 GND Ground 2.1 LCD : CABLINE-VS (20455-040E, 1 11 Odd_R _{IN} 1+ Positive LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL ASS'Y or equivalent. 13 GND Ground 3.3 Connector pin arrangement 14 Odd_R _{IN} 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 14 Odd_R _{IN} 2+ Positive LVDS differential clock input 40 17 Odd_CLKIN+ Negative LVDS differential clock input 1 18 Odd_CLKIN+ Positive LVDS differential clock input 1 19 GND Ground 1 20 NC No Connection No Connection	
4 V EEDID DDC 3.3V power 1, Interface chips 5 TEST Reserved for supplier test point 1, Interface chips 6 Cik EEDID DDC Clock 1, ILCD : SW, SW0624 (LCD Controll including LVDS Receiver 7 DATA EEDID DDC Data 1, ILCD : SW, SW0624 (LCD Controll including LVDS Receiver 8 Odd_R _{IN} 0 Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_R _{IN} 0+ Positive LVDS differential data input * Pin to Pin compatible with LVDS 11 Odd_R _{IN} 1+ Negative LVDS differential data input 2. Connector 12 Odd_R _{IN} 1+ Positive LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL 12 Odd_R _{IN} 1+ Positive LVDS differential data input 2.3 Connector pin arrangement 14 Odd_R _{IN} 2+ Negative LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground [LCD Module Rear View] 19 GND Ground [LCD Module Rear View] 20 NC No Connection No Connection 21 NC No Connection No Connection	
5 TEST Reserved for supplier test point In LCD SW, SW024 (LCD Controlling LVDS Receiver 6 Cik EEDID DDC Clock including LVDS Receiver 7 DATA EEDID DDC Data or equivalent 8 Odd_Rin 0- Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_Rin 0+ Positive LVDS differential data input 2. Connector 10 GND Ground 2. Connector 11 Odd_Rin 1+ Positive LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL 12 Odd_Rin 1+ Positive LVDS differential data input 2.3 Connector 13 GND Ground 2.3 Connector pin arrangement 14 Odd_Rin 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground ILCD Module Rear View] 19 GND Ground ILCD Module Rear View] 20 NC No Connection No Connection	
6 Cik EEDID DDC Clock 1.2 System : THC63LVDF823A 7 DATA EEDID DDC Data or equivalent 8 Odd_R _{IN} 0- Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_R _{IN} 0+ Positive LVDS differential data input * Dit O Pin compatible with LVDS 10 GND Ground 2. Connector 11 Odd_R _{IN} 1- Negative LVDS differential data input 2.2 Mating : CABLINE-VS(20455-040E, I 12 Odd_R _{IN} 1- Negative LVDS differential data input 2.2 Mating : CABLINE-VS(20455-040E, I 12 Odd_R _{IN} 2- Negative LVDS differential data input 2.2 Mating : CABLINE-VS(20455-040E, I 13 GND Ground Ground 2.3 Connector pin arrangement 14 Odd_R _{IN} 2- Negative LVDS differential data input 40 15 Odd_CLKIN- Negative LVDS differential clock input 40 18 Odd_CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 19 GND Ground [LCD Module Rear View]	er)
7 DATA EEDID DDC Data or equivalent 8 Odd_R _{IN} 0- Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_R _{IN} 0+ Positive LVDS differential data input 2. Connector 10 GND Ground 2.1 LCD : CABLINE-VS(20455-040E, I 11 Odd_R _{IN} 1+ Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL 12 Odd_R _{IN} 1+ Positive LVDS differential data input ASS'Y or equivalent. 13 GND Ground ASS'Y or equivalent. 14 Odd_R _{IN} 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 14 Odd_R _{IN} 2+ Positive LVDS differential clock input 1 15 Odd_CLKIN+ Negative LVDS differential clock input 40 17 Odd_CLKIN+ Negative LVDS differential clock input [LCD Module Rear View] 19 GND Ground [LCD Module Rear View] 20 NC No Connection No Connection	
8 Odd_R _{IN} 0- Negative LVDS differential data input * Pin to Pin compatible with LVDS 9 Odd_R _{IN} 0+ Positive LVDS differential data input 2. Connector 10 GND Ground 2.1 LCD : CABLINE-VS(20455-040E, I 11 Odd_R _{IN} 1- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL ASS'Y or equivalent. 13 GND Ground 3.3 Connector pin arrangement 14 Odd_R _{IN} 2+ Negative LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground 40 11 17 Odd_CLKIN- Negative LVDS differential clock input 10 18 Odd_CLKIN+ Positive LVDS differential clock input 10 19 GND Ground 10 10 20 NC No Connection 10 10 10	
9 Odd_R _N 0+ Positive LVDS differential data input 2. Connector 10 GND Ground 2.1 LCD : CABLINE-VS(20455-040E, I 11 Odd_R _{IN} 1- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL 12 Odd_R _{IN} 1+ Positive LVDS differential data input 3.2 Mating : CABLINE-VS PLUG CABL 13 GND Ground ASS'Y or equivalent. 14 Odd_R _{IN} 2+ Negative LVDS differential data input 3.3 Connector pin arrangement 14 Odd_R _{IN} 2+ Negative LVDS differential data input 3.3 Connector pin arrangement 16 GND Ground Negative LVDS differential clock input 40 17 Odd_CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 19 GND Ground No Connection [LCD Module Rear View]	
10 GND Ground 2.1 LCD : CABLINE-VS(20455-040E, I 11 Odd_R _{IN} 1- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL 12 Odd_R _{IN} 1+ Positive LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL 13 GND Ground 3.3 Connector pin arrangement 14 Odd_R _{IN} 2- Negative LVDS differential data input 2.3 Connector pin arrangement 15 Odd_R _{IN} 2+ Positive LVDS differential clock input 40 1 16 GND Ground 1 1 17 Odd_CLKIN- Negative LVDS differential clock input 1 18 Odd_CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 19 GND Ground No Connection No Connection 20 NC No Connection No Connection 1	
11 Odd_R _{IN} 1- Negative LVDS differential data input 2.2 Mating : CABLINE-VS PLUG CABL 12 Odd_R _{IN} 1+ Positive LVDS differential data input ASS'Y or equivalent. 13 GND Ground 3.3 Connector pin arrangement 14 Odd_R _{IN} 2+ Negative LVDS differential data input 3.3 Connector pin arrangement 15 Odd_R _{IN} 2+ Positive LVDS differential data input 3.3 Connector pin arrangement 16 GND Ground Negative LVDS differential clock input 40 17 Odd_CLKIN+ Negative LVDS differential clock input 1 18 Odd_CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 20 NC No Connection No Connection	-PEX)
12 Odd_R _{IN} 1+ Positive LVDS differential data input 2.2 Mathly CABLINE-VS PLOG CABL 13 GND Ground ASS'Y or equivalent. 14 Odd_R _{IN} 2- Negative LVDS differential data input 2.3 Connector pin arrangement 15 Odd_R _{IN} 2+ Positive LVDS differential data input 2.3 Connector pin arrangement 16 GND Ground 1 17 Odd_CLKIN- Negative LVDS differential clock input 1 18 Odd_CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 20 NC No Connection No Connection 21 NC No Connection No Connection	
13 GND Ground 14 Odd_R _{IN} 2- Negative LVDS differential data input 15 Odd_R _{IN} 2+ Positive LVDS differential data input 16 GND Ground 17 Odd_CLKIN- Negative LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connection 21 NC No Connection	_E
14 Odd_R _{IN} 2- Negative LVDS differential data input 15 Odd_R _{IN} 2+ Positive LVDS differential data input 16 GND Ground 17 Odd_CLKIN- Negative LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connection 21 NC No Connection	
15 Odd_R _{IN} 2+ Positive LVDS differential data input 16 GND Ground 17 Odd_CLKIN- Negative LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connection 21 NC No Connection	
16 GND Ground 17 Odd_CLKIN- Negative LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connection 21 NC No Connection	
17 Odd_CLKIN- Negative LVDS differential clock input 18 Odd_CLKIN+ Positive LVDS differential clock input 19 GND Ground 20 NC No Connection 21 NC No Connection	
18 Odd_CLKIN+ Positive LVDS differential clock input [LCD Module Rear View] 19 GND Ground [LCD Module Rear View] 20 NC No Connection [No Connection] 21 NC No Connection [No Connection]	
19 GND Ground 20 NC No Connection 21 NC No Connection	
20 NC No Connection 21 NC No Connection	
21 NC No Connection	
23 NC No Connection	
24 NC No Connection	
19 GND Ground	
26 NC No Connection	
27 NC No Connection	
19 GND Ground	
29 NC No Connection	
30 NC No Connection	
31 VLED_GND LED Ground	
32 VLED_GND LED Ground	
33 VLED_GND LED Ground	
34 NC No Connection (Reserved)	
35 PWM PWM for luminance control (200Hz ~ 1000Hz)	
36 LED_EN Backlight On/Off Control	
37 NC No Connection (Reserved)	
38 VLED LED Power Supply 7.0V-21.0V	
39 VLED LED Power Supply 7.0V-21.0V	
40 VLED LED Power Supply 7.0V-21.0V	

3-3. LVDS Signal Timing Specifications

3-3-1. DC Specification




Description	Symb ol	Min	Max	Unit	Notes
LVDS Differential Voltage	V _{ID}	100	600	mV	-
LVDS Common mode Voltage	V _{CM}	0.6	1.8	V	-
LVDS Input Voltage Range	V _{IN}	0.3	2.1	V	-
2 2 2 AC Specification	6				


3-3-2. AC Specification

LVDS Clock		$lk \ge 65MHz$			 _XX
Description	Symbol	Min	Max	Unit	Notes
LVDS Clock to Data Skow Margin	t _{skew}	- 400	+ 400	ps	85MHz > Fclk ≥ 65MHz
LVDS Clock to Data Skew Margin	t _{skew}	- 600	+ 600	ps	65MHz > Fclk ≥ 25MHz
LVDS Clock to Clock Skew Margin (Even to Odd)	t _{SKEW_EO}	- 1/7	+ 1/7	T _{clk}	-
Maximum deviation of input clock frequency during SSC	F _{DEV}	-	± 3	%	-
Maximum modulation frequency of input clock during SSC	F _{MOD}	-	200	KHz	-





< Clock skew margin between channel >



3-3-3. Data Format

1) LVDS 1 Port

RCLK+			
RA+/-	R3 R2 R1 R0	C0 R5 R4 R3 R2 R1 R0 C0 R5 R4	
RB+/-	G4 G3 G2 G1	BI BO C5 G4 G3 C2 G1 BI BO C5	
RC+/-	B5 B4 B3 B2	DE VSYNCHSYNC B5 B4 B3 B2 DE VSYNCHSYNC	
RD+/-	G7 G6 R7 R6	X B7 B6 G7 G6 R7 R6 X B7 B6	
	——Previous (N-1)th Cycle ——	Current (Nth) Cycle —————————Next (N+1)th Cycle ——	

< LVDS Data Format >

3-4. Signal Timing Specifications

This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of LVDS Tx/Rx for its proper operation.

	i du	ie 4. III	VIING TAI				
ITEM	Symbol		Min	Тур	Max	Unit	Note
DCLK	Frequency	f _{CLK}	-	69.3	-	MHz	
	Period	Thp	1360	1404	1480		
Hsync	Width	t _{wH}	16	32	48	tCLK	
	Width-Active	t _{wha}	1280	1280	1280		
	Period	t _{vP}	809	822	860		
Vsync	Width	t _{wv}	2	6	10	tHP	
	Width-Active	t _{wva}	800	800	800		
	Horizontal back porch	t _{HBP}	40	44	96		
Data	Horizontal front porch	t _{HFP}	24	48	56	tCLK	
Enable	Vertical back porch	t _{vBP}	6	13	32		
	Vertical front porch	t _{vFP}	1	3	18	tHP	


Appendix) all reliabilities are specified for timing specification based on refresh rate of 60Hz. However, LP141WX5 has a good actual performance even at lower refresh rate (e.g. 40Hz or 50Hz) for power saving mode, whereas LP141WX5 is secured only for function under lower refresh rate. 60Hz at Normal mode, 50Hz, 40Hz at Power save mode. Don't care Flicker level (power save mode).

3-5. Signal Timing Waveforms

Data Enable, Hsync, Vsync

High: 0.7VCC

Condition : VCC = 3.3V



3-6. Color Input Data Reference

The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color ; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

								-	Inp	out Co	olor D	ata		-					
	Color			R	ED					GRI	EEN					BL	UE		
		MSE						MSE					LSB						LSB
	1	R 5	R 4	R 3	R 2	R 1	R 0	G 5	G 4	G 3	G 2		_	В5	B 4	B 3	B 2	B 1	B 0
	Black	0	0 	0 	0	0 0	0	0 	0 	0	0	0 0	••••	0	0	0	0	0	0
	Red	1	1 	1 	1 	1 	1 1	0 	0	0	0		0	0		0	0	0	0
	Green	0	.0		0	0	0	1	1 			1	1	0		0	0	0	0
Basic	Blue	0	.0	0	0	0	0	0	0		0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	. 1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED																			
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN					•••••					·····	• • • • • • • •						••••• 		
	GREEN (62)	0	0	0	0	0	0	 1	1	 1	1	 1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	 1	 1	 1		 1	1	0	 0	0	0	 0	 0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	 0	 0		 0	 0	 0	 0	 0	0	 0	0	0	 0	0	 0	 0	 1
BLUE	·····										• • • • • •						••••• 		
_	BLUE (62)	0	 0	 0	 0	 0	 0	 0	 0	 0	0	 0	0	 1	 1	 1	 1	 1	 0
	BLUE (63)	0	 0	 0	 0	 0	 0	 0	 0	 0	0	 0	0	1	 1	 1	 1	 1	 1

Table 5. COLOR DATA REFERENCE



3-7. Power Sequence




Table 6. POWER SEQUENCE TABLE

Logic		Value		Linita	LED		Value		Linito
Parameter	Min.	Тур.	Max.	Units	Parameter	Min.	Тур.	Max.	Units
T ₁	0.5		10	ms	T ₈	10	-	-	ms
T ₂	0	-	50	ms	T ₉	0	-	-	ms
T ₃	0	-	-	ms	T ₁₀	0	-	-	ms
T ₄	150	-	-	ms	T ₁₁	10	-	-	ms
T ₅	200	-	-	ms	T ₁₂	0.5	-	-	ms
T ₆	0	-	-	ms	T ₁₃ (Adapter)	0	-	5000	ms
T ₇	3	-	10	ms	T ₁₃ (Battery)	0	-	-	ms

Note)

- 1. Do not insert the mating cable when system turn on.
- 2. Valid Data have to meet "3-3. LVDS Signal Timing Specifications".
- 3. LVDS, LED_EN and PWM need to be on pull-down condition on invalid status.
- 4. LGD recommend the rising sequence of VLED after the Vcc and valid status of LVDS turn on.



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0°.

FIG. 1 presents additional information concerning the measurement equipment and method.

Optical Stage(x,y)

Table 7. OPTICAL CHARACTERISTICS

Deveneter	Question		Values		Linita	Natas
Parameter	Symbol	Min	Тур	Max	Units	Notes
Contrast Ratio	CR		400	-		1
Surface Luminance, white	L _{WH}	190	220	-	cd/m ²	2
Luminance Variation (5point)	δ _{WHITE}	70	-	-	%	3
Luminance Variation (13point)	δ_{WHITE}	60	-		%	
Response Time	Tr _R + Tr _D		16		ms	4
Color Coordinates						
RED	RX	0.544	0.574	0.604		
	RY	0.319	0.349	0.379		
GREEN	GX	0.305	0.335	0.365		
	GY	0.512	0.542	0.572		
BLUE	BX	0.126	0.156	0.186		
	BY	0.106	0.136	0.166		
WHITE	WX	0.283	0.313	0.343		
	WY	0.299	0.329	0.359		
Viewing Angle]	5
x axis, right(Φ=0°)	Θr	-	45	-	degree	
x axis, left (Φ =180°)	ΘΙ	-	45	-	degree	
y axis, up (Φ =90°)	Θu	-	15		degree	
y axis, down (Φ =270°)	Θd	-	35		degree	
Gray Scale		[1]	6

FIG. 1 Optical Characteristic Measurement Equipment and Method



Note)

1. Contrast Ratio(CR) is defined mathematically as

Surface Luminance with all white pixels

Contrast Ratio =

Surface Luminance with all black pixels

 Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

 $L_{WH} = Average(L_1, L_2, \dots, L_5)$

3. The variation in surface luminance , The panel total variation (δ_{WHITE}) is determined by measuring L_N at each test position 1 through 13 and then defined as followed numerical formula. For more information see FIG 2.

$$\delta_{\text{WHITE}} (\%) = \frac{\text{Minimum}(L_1, L_2, \dots, L_n)}{\text{Maximum}(L_1, L_2, \dots, L_n)} \times 100(\%)$$

- 4. Response time is the time required for the display to transition from white to black (rise time, Tr_R) and from black to white(Decay Time, Tr_D). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.
- 6. Gray scale specification

* $f_{V} = 60Hz$

Gray Level	Luminance [%] (Typ)
LO	0.18
L7	2.04
L15	7.09
L23	14.4
L31	23.4
L39	36.5
L47	53.5
L55	74.3
L63	100



FIG. 2 Luminance

<measuring point for surface luminance & measuring point for luminance variation>




FIG. 3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".







FIG. 4 Viewing angle

<Dimension of viewing angle range>





5. Mechanical Characteristics

012


The contents provide general mechanical characteristics for the model LP141WX5. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	$319.5\pm0.5\text{mm}$
Outline Dimension	Vertical	$205.5\pm0.5\text{mm}$
	Thickness	5.5mm (max)
Bezel Area	Horizontal	$310.30\pm0.5\text{mm}$
Dezer Area	Vertical	194.20 ± 0.5mm
Active Display Area	Horizontal	303.74 mm
Active Display Area	Vertical	189.84 mm
Weight	400g(Max)	
Surface Treatment	Anti-Glare treatment of the front	polarizer



<FRONT VIEW>


Note) Unit:[mm], General tolerance: ± 0.5mm






<REAR VIEW>

Note) Unit:[mm], General tolerance: ± 0.5mm Connector i-PEX 40pin, Female






[DETAIL DESCRIPTION OF SIDE MOUNTING SCREW]



- * Screw Length(A) : Max : 2.5, Min : 2.0
- * Screw Depth(B) : Min 2.5
- * Screw Torque : Max 2.5kgf.cm (Measurement Gauge:Torque Meter)




LGD Proposal for system cover design.(Appendix)






LGD Proposal for system cover design.





LGD Proposal for system cover design.





6. Reliability

Environment test condition

No.	Test Item	Conditions					
1	High temperature storage test	Ta= 60°C, 240h					
2	Low temperature storage test	Ta= -20°C, 240h					
3	High temperature operation test	Ta= 50°C, 50%RH, 240h					
4	Low temperature operation test	t Ta= 0°C, 240h					
5	Vibration test (non-operating)	Sine wave, 10 ~ 500 ~ 10Hz, 1.5G, 0.37oct/min 3 axis, 1hour/axis					
6	Shock test (non-operating)	Half sine wave, 180G, 2ms one shock of each six faces(I.e. run 180G, 2ms for all six faces)					
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr					

{ Result Evaluation Criteria }

012

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.

Ver. 1.1



7. International Standards

7-1. Safety

a) UL 60950-1:2003, First Edition, Underwriters Laboratories, Inc.,

Standard for Safety of Information Technology Equipment.

b) CAN/CSA C22.2, No. 60950-1-03 1st Ed. April 1, 2003, Canadian Standards Association,

Standard for Safety of Information Technology Equipment.

c) EN 60950-1:2001, First Edition,

European Committee for Electrotechnical Standardization(CENELEC)

European Standard for Safety of Information Technology Equipment.

7-2. EMC

a) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. "American National Standards Institute(ANSI), 1992

b) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special Committee on Radio Interference.

c) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization.(CENELEC), 1998 (Including A1: 2000)



8. Packing

8-1. Designation of Lot Mark

a) Lot Mark



A,B,C : SIZE(INCH) E : MONTH D : YEAR F ~ M : SERIAL NO.

Note

1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	А	В	С


b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

- a) Package quantity in one box : 30 pcs
- b) Box Size : 484mm × 372mm × 288mm

8-3. Label Description



Lenovo Code

1)P/N : 0A66623

2)FRU : 04W0434



9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to to h

module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.

- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm 200 \text{mV}(\text{Over and under shoot voltage})$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.

Please carefully peel off the protection film without rubbing it against the polarizer.

- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 1/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)			
Header	0	00	Header	00	00000000			
	1	01	Header	FF	11111111			
	2	02	Header	FF	11111111			
	3	03	Header	FF	11111111			
	4	04	Header	FF	11111111			
	5	05	Header	FF	11111111			
	6	06	Header		11111111			
	7	07	Header	00	00000000			
EDID	8	08	EISA manufacture code (3 Character ID) LEN	30	00110000			
	9	09	EISA manufacture code (Compressed ASC II)	AE	10101110			
E	10	0A	Panel Supplier Reserved - Product Code 4035h	35	00110101			
	11	0B	(Hex. LSB first) (14.1 WXGA 1280x800, White LED)	40	01000000			
1	12	0C	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000			
Vendor / Product Version	13	0D	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000			
od 'er	14	0E	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000			
Pr V	15	0F	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000			
1	16	10	Week of Manufacture 00 weeks	00	00000000			
op	17	11	Year of Manufacture 2009 years	13	00010011			
/em	18	12	EDID structure version # = 1	01	00000001			
*	19	13	EDID revision # = 3	03	00000011			
rs	20	14	Video input Definition = Digital signal	80	10000000			
Display Parameters	21	15	Max H image size (Rounded cm) = 30 cm	1E	00011110			
n n	22	16	Max V image size (Rounded cm) = 19 cm	13	00010011			
Di arc	23	17	Display gamma = (gamma*100)-100 = Example:(2.2*100)-100=120 = 2.2 Gamma	78	01111000			
Ρ	24	18	Feature Support (Standby, Suspend, Active Off/Very Low Power, RGB color display, Timing BLK 1,no_GTF)	EA	11101010			
es	25	19	Red/Green Low Bits (RxRy/GxGy)	1 F	00011111			
Panel Color Coordinates	26	1A	Blue/White Low Bits (BxBy/WxWy)	35	00110101			
din	27	1B	Red X $Rx = 0.574$	93	10010011			
or	28	1C	Red Y $Ry = 0.349$	59	01011001			
с С	29	1D	Green X Gx = 0.335	55	01010101			
or	30	1E	Green Y $Gy = 0.542$	8A	10001010			
Col	31	1F	Blue X Bx = 0.156	28	00101000			
el c	32	20	Blue Y By = 0.136	22	00100010			
an	33	21	White X $Wx = 0.313$	50	01010000			
P	34	22	White Y $Wy = 0.329$	54	01010100			
19 n	35	23	Established timing 1 (00h if not used)	00	00000000			
Establ ished Timin	36	24	Established timing 2 (00h if not used)	00	00000000			
E. is Ti	37	25	Manufacturer's timings (00h if not used)	00	00000000			
	38	26	Standard timing IDI (01h if not used)	01	00000001			
	39	27	Standard timing ID1 (01h if not used)	01	00000001			
	40	28	Standard timing ID2 (01h if not used)	01	00000001			
	41	29	Standard timing ID2 (01h if not used)	01	00000001			
8	42	2A	Standard timing ID3 (01h if not used)	01	00000001			
8 1	43	2B	Standard timing ID3 (01h if not used)	01	00000001			
nin	44	2C	Standard timing ID4 (01h if not used)	01	00000001			
Tim	45	2D	Standard timing ID4 (01h if not used)	01	00000001			
Standard Timing ID	46	2E	Standard timing ID5 (01h if not used)	01	00000001			
	47	2F	Standard timing ID5 (01h if not used)	01	00000001			
	48	30	Standard timing ID6 (01h if not used)	01	00000001			
	49	31	Standard timing ID6 (01h if not used)	01	00000001			
	50	32	Standard timing ID7 (01h if not used)	01	00000001			
	51	33	Standard timing ID7 (01h if not used)	01	00000001			
	52	34	Standard timing ID8 (01h if not used)	01	00000001			
	53	35	Standard timing ID8 (01h if not used)	01	00000001			



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 2/3

	Byte	Byte	Field Name and Comments	Value	Value
	(Dec) 54	(Hex) 36	Pixel Clock/10,000 (LSB) 69.3 MHz @ 60.1Hz	(Hex) 12	(Bin) 00010010
				12 1B	00010010
	55	37 38	Pixel Clock/10,000 (MSB) Horizontal Active (lower 8 bits) 1280 Pixels		00000000
	56			00	01111100
	57	39 3A		7C	
	58		Horizontal Active / Horizontal Blanking(Thp-HA) (upper 4:4bits)	50 20	01010000
#.	59	3B 3C	Vertical Avtive 800 Lines		00100000
<i>b</i> 1	60 61	3C 3D	Vertical Blanking (Tvp-HA) (DE Blanking typ.for DE only panels) 22 Lines Vertical Active : Vertical Blanking (Tvp-HA) (upper 4:4bits)	<u>16</u> <u>30</u>	00110000
rip	62	3D 3E	Horizontal Sync. Offset (Thfp) 48 Pixels	30	00110000
Timing Descriptor #1	62	3E 3F		<u>`</u>	00110000
		40		$\frac{20}{36}$	001100000
ng	64 65	40		<u> </u>	00000000
imi		41 42	Horizontal Vertical Sync Offset/Width (upper 2bits) Horizontal Image Size (mm) 304 mm	00	00110000
L	66			<u>30</u>	
	67	43	Vertical Image Size (mm) 190 mm	BE	10111110
	68	44	Horizontal Image Size / Vertical Image Size	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	71	47	Non-Interlace, Normal display, no stereo, Digital Separate (Vsync_NEG, Hsync_NEG)	18	00011000
	72	48	Pixel Clock/10,000 (LSB) 57.7 MHz @ 50Hz	<u>8A</u>	10001010
	73	49	Pixel Clock/10,000 (MSB)	16	00010110
	74	4A	Horizontal Active (lower 8 bits) 1280 Pixels	00	00000000
	75	4B	Horizontal Blanking(Thp-HA) (lower 8 bits) 124 Pixels	7C	01111100
	76	4C	Horizontal Active / Horizontal Blanking(Thp-HA) (upper 4:4bits)	50	01010000
#2	77	4D	Vertical Avtive 800 Lines	20	00100000
or	78	4E	Vertical Blanking (Tvp-HA) (DE Blanking typ.for DE only panels) 22 Lines	16	00010110
ipt	79	4F	Vertical Active : Vertical Blanking (Tvp-HA) (upper 4:4bits)	30	00110000
scr	80	50	Horizontal Sync. Offset (Thfp) 48 Pixels	30	00110000
De	81	51	Horizontal Sync Pulse Width (HSPW) 32 Pixels	20	00100000
8	82	52	Vertical Sync Offset(Tvfp) : Sync Width (VSPW) 3 Lines : 6 Lines	36	00110110
Timing Descriptor #2	83	53	Horizontal Vertical Sync Offset/Width (upper 2bits)	00	00000000
Ľ	84	54	Horizontal Image Size (mm) 304 mm	30	00110000
	85	55	Vertical Image Size (mm) 190 mm	BE	10111110
	86	56	Horizontal Image Size / Vertical Image Size	10	00010000
	87	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	88	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	89	59	Non-Interlace, Normal display, no stereo, Digital Separate (Vsync_NEG, Hsync_NEG)	18	00011000
	90	5A	Flag	00	00000000
	91	5B	Flag	00	00000000
	92	5C	Flag	00	00000000
	93	5D	Data Type Tag : Descriptor Defined by manufacturer	0F	00001111
	94	5E	Flag	00	00000000
3	95	5F	(Horizontal active pixel /8)-31 129 (1280 pixels)	81	10000001
otor #.	96	60	Image Aspect Ratio (16:10) 16:10	0A	00001010
	97	61	Low Refresh Rate #1(50Hz) 50 Hz	32	00110010
cri	98	62	(Horizontal active pixel/8)-31 129 (1280 pixels)	81	10000001
Timing Descriptor #3	99	63	Image Aspect Ratio (16:10) 16:10	0A	00001010
	100	64	Low Refresh Rate #2(40Hz) 40 Hz	28	00101000
inξ	100	65	Brightness(1/10nit) 220 nits	16	000101000
Timi	101	66	Feature flag (TN Technology, White LED Backlight, PWM Brightness control Interface)	09	00001001
	102	67	Reserved 00h	09	00000000
	103	68	EISA manufacturer code(3 Character ID) LGD	30	00110000
	104	69 69	Compressed ASCII	50 E4	11100100
			-		
					00000101
	106 107	6A 6B	Panel Supplier Reserved - Product code 0205 (Hex, LSB first)	05 02	



APPENDIX A. Enhanced Extended Display Identification Data (EEDID[™]) 3/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments		Value (Hex)	Value (Bin)
	108	6C	Flag		00	00000000
	109	6D	Flag		00	00000000
	110	6E	Flag		00	00000000
	111	6F	Data Type Tag : Data String (ASCII String)		FE	11111110
	112	70	Flag		00	00000000
#1	113	71	Panel supplier P/N #1 =	L	4 C	01001100
Timing Descriptor #4	114	72	Panel supplier P/N #2 =	Р	50	01010000
	115	73	Panel supplier P/N #3 =	1	31	00110001
	116	74	Panel supplier P/N #4 =	4	34	00110100
	117	75	Panel supplier P/N #5 =	1	31	00110001
	118	76	Panel supplier P/N #6 =	W	57	01010111
	119	77	Panel supplier P/N #7 =	Х	58	01011000
	120	78	Panel supplier P/N #8 =	5	35	00110101
	121	79	Panel supplier P/N #9 =	-	2D	00101101
	122	7A	Panel supplier P/N #10 =	Т	54	01010100
	123	7B	Panel supplier P/N #11 =	L	4 C	01001100
	124	7C	Panel supplier P/N #12 =	Р	50	01010000
	125	7D	Panel supplier P/N #13 =	3	33	00110011
Checksum	126	7 E	Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0)		00	00000000
	127	7 F	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)		E6	11100110

012