















LMZ31520

SLVSBM9E - OCTOBER 2013-REVISED SEPTEMBER 2018

# LMZ31520 20-A Power Module With 3-V to 14.5-V Input in QFN Package

### **Features**

- Complete Integrated Power Solution; Smaller than a Discrete Design
- 15 mm x 16 mm x 5.8 mm Package Size
  - Pin Compatible with LMZ31530
- Ultra-Fast Load Step Response
- Efficiencies Up To 96%
- Wide-Output Voltage Adjust 0.6 V to 3.6 V, with 1% Reference Accuracy
- Optional Split Power Rails Allows Input Voltage Down to 3 V
- Selectable Switching Frequency (300 kHz to 850 kHz)
- Selectable Slow-Start
- Adjustable Overcurrent Limit
- **Power Good Output**
- **Output Voltage Sequencing**
- Over Temperature Protection
- Pre-bias Output Start-up
- Operating Temperature Range: -40°C to 85°C
- Enhanced Thermal Performance: 8.6°C/W
- Meets EN55022 Class A Emissions - Integrated Shielded Inductor
- Create a Custom Design Using the LMZ31520 With the WEBENCH® Power Designer

### **Applications**

- Broadband and Communications Infrastructure
- DSP and FPGA Point of Load Applications
- High Density Power Systems

#### 100 95 90 85 80 Efficiency 75 Vout = 1.8 V 70 Fsw = 500 kHz65 PVIN = 3.3 V, VIN = 5 V 60 PVIN = VIN = 5 V 55 – PVIN = VIN = 12 V 50 12 16

Output Current (A)


Efficiency

### 3 Description

The LMZ31520 power module is an easy-to-use integrated power solution that combines a 20-A DC/DC converter with power MOSFETs, a shielded inductor, and passives into a low profile, QFN package. This total power solution allows as few as three external components and eliminates the loop compensation and magnetics part selection process.

The 15x16x5.8 mm QFN package is easy to solder onto a printed circuit board and allows a compact point-of-load design. Achieves greater than 95% efficiency, has ultra-fast load step response and excellent power dissipation capability with a thermal impedance of 8.6°C/W. The LMZ31520 offers the flexibility and the feature-set of a discrete point-ofload design and is ideal for powering a wide range of ICs and systems. Advanced packaging technology affords a robust and reliable power solution compatible with standard QFN mounting and testing techniques.

### Simplified Application





### 4 Specifications

### 4.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating temperature range (unless otherwise noted)

		VA	VALUE	
		MIN	MAX	
	VIN, PVIN	-0.3	20	V
Input Voltage	INH, VADJ, PWRGD, PWRGD_PU, ILIM, FREQ_SEL, SS_SEL, V5V	-0.3	7	V
	PH	-1	25	V
Output Voltage	PH 10ns Transient	-2	27	
	VOUT	-0.3	6	V
V <sub>DIFF</sub> (GND to exposed therr pad)	mal		±200	mV
Operating Junction Tempera	ture	-40	125 <sup>(2)</sup>	°C
Storage Temperature		-55	150	°C
Peak Reflow Case Temperat	ture <sup>(3)</sup>		245 <sup>(4)</sup>	°C
Maximum Number of Reflows Allowed <sup>(3)</sup>			3 <sup>(4)</sup>	
Mechanical Shock Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted			250	G
Mechanical Vibration Mil-	-STD-883D, Method 2007.2, 20-2000Hz		20	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$PV_{IN}$	Input Switching Voltage	3	14.5	V
V <sub>IN</sub>	Input Bias Voltage	4.5	14.5	V
V <sub>OUT</sub>	Output Voltage	0.6	3.6	V
$f_{SW}$	Switching Frequency	300	850	kHz

<sup>(2)</sup> See the temperature derating curves in the Typical Characteristics section for thermal information.

<sup>(3)</sup> For soldering specifications, refer to the Soldering Requirements for BQFN Packages application note.

<sup>(4)</sup> Devices with a date code prior to week 14 2018 (1814) have a peak reflow case temperature of 240°C with a maximum of one reflow



#### 4.3 Thermal Information

	RLG	UNIT						
			72 PINS					
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	Natural Convection	8.6	°C/W				
θ <sub>JA(100LFM)</sub>	Junction-to-ambient thermal resistance (3)	100 LFM	7.8	°C/W				
ΨЈТ	Junction-to-top characterization parameter <sup>(4)</sup>		1.6	°C/W				
ΨЈВ	Junction-to-board characterization parameter (5)		4.2	°C/W				

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).
- The junction-to-ambient thermal resistance, θ<sub>JA</sub>, applies to devices soldered directly to a 100 mm x 100 mm, 6-layer PCB with 1 oz.
- copper and natural convection cooling. Additional airflow reduces  $\theta_{JA}$ .

  (3) The junction-to-ambient thermal resistance,  $\theta_{JA}$ , applies to devices soldered directly to a 100 mm x 100 mm, 6-layer PCB with 1 oz. copper and 100 LFM forced air cooling. Additional airflow reduces  $\theta_{JA}$ .
- (4) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> \* Pdis + T<sub>T</sub>; where Pdis is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.
- (5) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature,  $T_{J}$ , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7).  $T_{J} = \psi_{JB} * Pdis + T_{B}$ ; where Pdis is the power dissipated in the device and  $T_{B}$  is the temperature of the board 1mm from the device.

#### 4.4 Package Specifications

	UNIT	
Weight		4.96 grams
Flammability	Meets UL 94 V-O	
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign	26.5 MHrs

#### 4.5 **Electrical Characteristics**

 $T_A = -40$ °C to 85°C, VIN = 12 V, VOUT = 1.8 V,  $I_{OUT} = 20$ A

 $C_{IN} = 2x 22 \,\mu\text{F}$  ceramic & 330  $\mu\text{F}$  bulk,  $C_{OLIT} = 4x 100 \,\mu\text{F}$  ceramic (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OUT</sub>	Output current		0		20	Α
V <sub>IN</sub>	Input bias voltage range	Over I <sub>OUT</sub> range	4.5		14.5	V
P <sub>VIN</sub>	Input switching voltage range	Over I <sub>OUT</sub> range	3.0 <sup>(1)</sup>		14.5	V
111/1/0	\//N111md=m=14=m=1=1=1	V <sub>IN</sub> Increasing	4.0	4.2	4.33	V
UVLO	VIN Undervoltage lockout	Hysteresis		0.25		
V <sub>OUT(adj)</sub>	Output voltage adjust range	Over I <sub>OUT</sub> range	0.6		3.6	V
	Set-point voltage tolerance	I <sub>OUT</sub> = 20 A, FCCM mode			±1.0% (2)	
	Temperature variation	-40°C ≤ T <sub>A</sub> ≤ +85°C		±0.25%		
V <sub>OUT</sub>	Load regulation	Over I <sub>OUT</sub> range		+0.3%		
	Total output voltage variation	Includes set-point, load, and temperature variation			±1.8% (2)	
	I in a manufation	P <sub>VIN</sub> ±10%		±0.1%		
	Line regulation	Over P <sub>VIN</sub> range		±0.5%		

The minimum PVIN voltage is 3.0V or (V<sub>OUT</sub>+ 1.1V), whichever is greater. See VIN and PVIN Input Voltage for more details.

The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external R<sub>SET</sub> resistor.



### **Electrical Characteristics (continued)**

 $T_A = -40$ °C to 85°C, VIN = 12 V, VOUT = 1.8 V,  $I_{OUT} = 20$ A

 $C_{IN}$  = 2x 22  $\mu$ F ceramic & 330  $\mu$ F bulk,  $C_{OUT}$  = 4x 100  $\mu$ F ceramic (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT	
			$V_{OUT} = 3.3 \text{ V}, f_{SW} = 500 \text{kHz}$			94			
				V <sub>OUT</sub> = 1.8 V, f <sub>SW</sub> = 500kHz		92			
		$P_{VIN} = V_{IN} = 12 \text{ V}$ $I_{O} = 15 \text{ A}$		V <sub>OUT</sub> = 1.2 V, f <sub>SW</sub> = 500kHz		88		%	
		10 = 10 /1		V <sub>OUT</sub> = 0.9 V, f <sub>SW</sub> = 500kHz		86			
	⊏#isione.			V <sub>OUT</sub> = 0.6 V, f <sub>SW</sub> = 500kHz		82			
η	Efficiency	$P_{VIN} = V_{IN} = 5 \text{ V}$		$V_{OUT} = 3.3 \text{ V}, f_{SW} = 500 \text{kHz}$		96			
		I <sub>O</sub> = 15 A		$V_{OUT} = 1.8 \text{ V}, f_{SW} = 500 \text{kHz}$		94			
				$V_{OUT} = 1.2 \text{ V}, f_{SW} = 500 \text{kHz}$		91		%	
				V <sub>OUT</sub> = 0.9 V, f <sub>SW</sub> = 500kHz		88			
				$V_{OUT} = 0.6 \text{ V}, f_{SW} = 500 \text{kHz}$		85			
	Output voltage ripple	20 MHz bandwith				1%		VOUT	
I <sub>LIM</sub>	Current limit threshold					30		Α	
	Transient response	2.5 A/µs load step from 25 to 75% Recovery time VOUT over/undershoot		Recovery time		25		μs	
				VOUT over/undershoot		25		mV	
V	Inhibit Control	Inhibit High Voltage			1.8		Open <sup>(3)</sup>	V	
V <sub>INH</sub>		Inhibit Low Voltage			-0.3		0.6	٧	
ı	VIN standby current	INH pin to AGND			0.5	0.7	mA		
I <sub>IN(stby)</sub>	VIIN Starioby Current	INT PILL TO AGNO		V <sub>IN</sub> = 12 V		1.2	1.5	mA	
		V <sub>OUT</sub> rising		Good		95			
	PWRGD Thresholds	V <sub>OUT</sub> rising		Fault		115		0/.	
Power Good	FWNGD Tillesilolus	V <sub>OUT</sub> falling		Fault		90		%	
		V <sub>OUT</sub> failing		Good		110			
	PWRGD Low Voltage	I(PWRGD) = 2  mA				0.2	0.3	V	
f <sub>SW</sub>	Switching frequency	FREQ_SEL pin OPE	N, I <sub>OUT</sub> = 10 A		470	520	570	kHz	
f	Frequency Select <sup>(4)</sup>	66 kΩ	resistor betwee	n FREQ_SEL pin and PGND		300		kHz	
f <sub>SEL</sub>	r requericy Select	FREQ_SEL pin connected to V5V (pin 61)			850		kHz		
	Thermal Chutdeur	Thermal shutdown			145		°C		
	Thermal Shutdown	Thermal shutdown hysteresis			10		°C		
	External input connectors			Ceramic	44 (5)	94			
C <sub>IN</sub>	External input capacitance	Non-ceramic		Non-ceramic		330		μF	
C <sub>OUT</sub>	External output capacitance				100 (6)	400	5000	μF	

<sup>(3)</sup> This pin has an internal pull-up to approximately 0.4 x V<sub>IN</sub>. If this pin is left open circuit, the device operates when a valid input voltage is applied. A small, low-leakage (<300nA) MOSFET is recommended for control.

(6) A minimum of 100 μF of ceramic capacitance is required at the output. Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients and reduces ripple. See Table 3 for more details.


Submit Documentation Feedback

<sup>(4)</sup> See the Frequency Select section for more information on selecting the frequency.

<sup>(5)</sup> A minimum of 44 μF (2x 22 μF) of external ceramic capacitance is required across the input (PVIN/VIN and PGND connected) for proper operation. Locate the capacitor close to the device. See Table 3 for more details. When operating with split VIN and PVIN rails, place 4.7 μF of ceramic capacitance directly at the VIN pin to PGND.



### 5 Device Information





### **Pin Functions**

TERMI	NAL	FILLIGIES
NAME	NO.	DESCRIPTION
AGND	9	This pin is connected internally to the power ground of the device. This pin should only be used as the zero volt ground reference for connecting the voltage setting resistor (R <sub>SET</sub> ). Do not connect AGND to PGND. See Layout Recommendations.
	4	
	8	
	12	
DNC	20	Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
	21	pino dio connected to internal circulty. Each pin muci se colucted to an isolated pad.
	35	
	36	
FREQ_SEL	7	Frequency Select pin. Leave this pin open (floating) to select 500 kHz (typ) operating frequency. Connect this pin to V5V pin to select 850 kHz (typ) operating frequency. Connect a 66 kΩ resistor between this pin and PGND to select 300 kHz (typ) operating frequency. See Table 2 for more info.
ILIM	6	Current limit setting pin. Connecting a resistor between this pin and PGND sets the current limit. When left open, refer to the Electrical Characterization table for current limit value.
INH	16	Inhibit pin. Use an open drain or open collector logic device to ground this pin to control the INH function.
	29	
	30	Not Connected. These pins are internally isolated from any signal and all other pins. Each pin must be
NC	31	soldered to a pad on the PCB. These pins can be left isolated, connected to one another, or connected to
	32	any signal on the PCB.
	45	
	1	
	5	
	17	
	33	
	34	
	37	
	38	
	39	
	40	
	41	This is the veture current noth for the neuron store of the device. Consent these size to the lead and to the
	46	This is the return current path for the power stage of the device. Connect these pins to the load and to the bypass capacitors associated with VIN and VOUT. Pads 65, 67, 70, and 72 should be connected to PCB
PGND	47	ground planes using multiple vias for good thermal performance. Not all pins are connected together
	48	internally. All pins must be connected together externally with a copper plane or pour directly under the device.
	49	
	50	
	51	
	62	
	63	
	64	
	65	
	67	
	70	
	72	

Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated




## Pin Functions (continued)

TERMINAL		DECORPTION				
NAME	NO.	DESCRIPTION				
	11					
	22					
	23					
	24					
PH	25	Phase switch node. Do not place any external component on these pins or tie them to a pin of another function. Connect these pins using a copper area beneath pad 71.				
	26	a distribution. Common these pine doing a copper area senedan pad 7 1.				
	27					
	28					
	71					
	42					
	43					
PVIN	44	Input switching voltage pin. This pin supplies voltage to the power switches of the converter.				
	66					
	69					
PWRGD	19	Power Good flag pin. This open drain output asserts low if the output voltage is more than approximately ±6% out of regulation.				
PWRGD_PU	18	Power Good pull-up pin. This pin is connected to a $100k\Omega$ resistor which is tied to the PWRGD pin internally. Connect this pin to V5V or to any voltage between 1.3V and 6.5V.				
SENSE+	14	Remote sense connection. Connect this pin to VOUT at the load for improved regulation. This pin must be connected to VOUT at the load, or at the module pins.				
SS_SEL	3	Slow-start select pin. Connect a resistor between this pin and PWRGD (or PGND) to select the slow-start time. See the SS_SEL section of the datasheet for slow-start times and corresponding resistor values. Connect the SS_SEL pin to PGND to select Auto-skip Eco-mode or to the PWRGD pin (pin 19) to select FCCM.				
V5V	61	5V regulator pin. This regulator supplies the internal circuitry.				
VADJ	13	Output voltage adjust pin. Connecting a resistor between this pin and AGND sets the output voltage.				
VINI	2	Level bis configuration of the configuration of the configuration				
VIN	15	Input bias voltage pins. Supplies the control circuitry of the power converter.				
	10					
	52					
	53					
	54					
	55					
VOUT	56	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND.				
	57	- load and connect external bypass capacitors between these pins and 1 GND.				
	58					
	59					
	60					
	68					




### **Functional Block Diagram**





### 6 Typical Characteristics (PVIN = VIN = 12 V)


The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3. The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm six-layer PCB with 1 oz. copper. Applies to Figure 4 and Figure 5.





### 7 Typical Characteristics (PVIN = VIN = 5 V)

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 6, Figure 7, and Figure 8. The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm six-layer PCB with 1 oz. copper. Applies to Figure 9.



Submit Documentation Feedback



### 8 Application Information

#### 8.1 Adjusting the Output Voltage

The VADJ control sets the output voltage of the LMZ31520. The output voltage adjustment range is from 0.6V to 3.6V. The adjustment method requires the addition of  $R_{SET}$ , which sets the output voltage, and the connection of SENSE+ to VOUT. The  $R_{SET}$  resistor must be connected directly between the VADJ (pin 13) and AGND (pin 9). The SENSE+ pin (pin 14) must be connected to VOUT either at the load for improved regulation or at VOUT of the device.

The LMZ31520 relies on a precision trimmed 0.6 V reference for the feedback voltage regulation and operates by regulating the valley of the voltage ripple appearing at the VADJ pin. The voltage ripple is a function of the input voltage and the output voltage, therefore the  $R_{\text{SET}}$  resistor will change based on the input voltage. Table 1 gives the calculated external  $R_{\text{SET}}$  resistor for a number of common bus voltages for PVIN of 12 V, 5 V, and 3.3 V. The recommended switching frequency is 500 kHz which can be configured by leaving the FREQ\_SEL pin open. To adjust the frequency, see Table 2.

Table 1. R<sub>SET</sub> Resistor Values

		R <sub>SET</sub> (Ω)	rabio ii itsel i		R <sub>SET</sub> (Ω)		
V <sub>OUT</sub> (V)	PVIN = 12 V	PVIN = 5 V	PVIN = 3.3 V	V <sub>OUT</sub> (V)	PVIN = 12 V	PVIN = 5 V	PVIN = 3.3 V
0.60	open	open	open	2.15	566	563	560
0.65	18787	18681	18588	2.20	548	545	542
0.70	9024	8993	8966	2.25	532	528	525
0.75	5939	5923	5908	2.30	516	513	510
0.80	4427	4416	4406	2.35	502	498	495
0.85	3529	3521	3513	2.40	488	484	481
0.90	2934	2927	2921	2.45	475	471	468
0.95	2511	2505	2500	2.50	462	459	456
1.00	2195	2190	2185	2.55	451	447	444
1.05	1950	1945	1941	2.60	439	436	433
1.10	1754	1749	1745	2.65	429	425	422
1.15	1594	1589	1586	2.70	419	415	412
1.20	1460	1456	1453	2.75	409	405	402
1.25	1348	1344	1341	2.80	400	396	393
1.30	1251	1248	1244	2.85	391	387	384
1.35	1168	1164	1161	2.90	382	379	375
1.40	1095	1091	1088	2.95	374	370	367
1.45	1031	1027	1024	3.00	367	363	359
1.50	973	970	968	3.05	359	355	352
1.55	922	919	916	3.10	352	348	345
1.60	876	873	870	3.15	345	341	338
1.65	834	831	828	3.20	339	335	331
1.70	797	793	790	3.25	332	328	325
1.75	762	759	756	3.30	326	322	318
1.80	730	727	724	3.35	320	316	312
1.85	701	698	695	3.40	315	310	307
1.90	674	671	668	3.45	309	305	301
1.95	650	646	643	3.50	304	300	296
2.00	626	623	620	3.55	299	294	291
2.05	605	602	599	3.60	294	289	286
2.10	585	581	578				



#### 8.2 Frequency Select

The LMZ31520 switching frequency can be selected from several values as shown in Table 2. To select a switching frequency, a resistor (R<sub>FREQ</sub>) must be connected between the FREQ\_SEL pin and either PGND or V5V (pin 61) as shown in Table 2. For all output voltages, the recommended switching frequency is 500 kHz which can be configured by leaving the FREQ\_SEL pin open. Table 2 also shows the output voltage range for each frequency.

**Table 2. Frequency Selection** 

			V <sub>OUT</sub> RANGE (V)	
Frequency Select (kHz)	R <sub>FREQ</sub> (kΩ)	Connect To	MIN	MAX
300	66	PGND	0.6	3.6
400	498	PGND	0.6	3.6
500	open	-	0.6	3.6
650	745	V5V	0.8	3.6
750	188	V5V	1.0	3.6
850	short	V5V	1.2	3.6

#### 8.3 Capacitor Recommendations for the LMZ31520 Power Supply

#### 8.3.1 Capacitor Technologies

#### 8.3.1.1 Electrolytic, Polymer-Electrolytic Capacitors

Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz. When using electrolytic capacitors, high-quality, polymer-electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Panasonic OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size.

#### 8.3.1.2 Ceramic Capacitors

The performance of ceramic capacitors is most effective above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

#### 8.3.1.3 Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Panasonic POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

#### 8.3.1.4 Input Capacitor

The LMZ31520 requires a minimum input capacitance of 44  $\mu F$  of ceramic type. The voltage rating of input capacitors must be greater than the maximum input voltage. The input RMS ripple current is a function of the output current and the duty cycle for any application. The input capacitor must be rated for the application's RMS ripple current. Table 3 includes a preferred list of capacitors by vendor.

#### 8.3.1.5 Output Capacitor

The required output capacitance of the LMZ31520 can be comprised of either all ceramic capacitors, or a combination of ceramic and bulk capacitors. The required output capacitance must include at least 100  $\mu$ F of ceramic type. When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in Table 3 are required. The required capacitance above the minimum is determined by actual transient deviation requirements. See Table 4 for typical transient response values for several output voltage, input voltage and capacitance combinations. Table 3 includes a preferred list of capacitors by vendor.



### Capacitor Recommendations for the LMZ31520 Power Supply (continued)

Table 3. Recommended Input/Output Capacitors (1)

VENDOD	050150	DADT NUMBER	CAPACITOR CHARACTERISTICS				
VENDOR	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE (µF)	ESR <sup>(2)</sup> (mΩ)		
Murata	X5R	GRM32ER61E226K	25	22	2		
TDK	X5R	C3216X5R1E476M	25	47	2		
TDK	X5R	C3216X5R1C476M	16	47	2		
Murata	X5R	GRM32ER61C476M	16	47	2		
TDK	X5R	C3225X5R0J107M	6.3	100	2		
Murata	X5R	GRM32ER60J107M	6.3	100	2		
TDK	X5R	C3225X5R0J476K	6.3	47	2		
Murata	X5R	GRM32ER60J476M	6.3	47	2		
Panasonic	EEH-ZA	EEH-ZA1E101XP	25	100	30		
Kemet	T520	T520V107M010ASE025	10	100	25		
Panasonic	POSCAP	6TPE100MI	6.3	100	25		
Panasonic	POSCAP	2R5TPE220M7	2.5	220	7		
Kemet	T530	T530D227M006ATE006	6.3	220	6		
Kemet	T530	T530D337M006ATE010	6.3	330	10		
Panasonic	POSCAP	2TPF330M6	2.0	330	6		
Panasonic	POSCAP	6TPE330MFL	6.3	330	15		

<sup>(1)</sup> Capacitor Supplier Verification, RoHS, Lead-free and Material Details Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

### 8.4 Transient Response

The LMZ31520 is designed to have an ultra-fast load step response with minimal output capacitance. Table 4 shows the voltage deviation and recovery time for several different transient conditions. Several transient waveforms are shown in Application Curves (1).

**Table 4. Output Voltage Transient Response** 

C <sub>IN1</sub> = 3 x 47 µF CERAMIC								
		VOLTAGE DEVIATION (mV)			DECOVEDY TIME			
V <sub>OUT</sub> (V)	V <sub>IN</sub> (V)	C <sub>OUT1</sub> Ceramic	C <sub>OUT2</sub> BULK	5 A LOAD STEP, (1 A/μs)	10 A LOAD STEP, (1 A/µs)	RECOVERY TIME (µs)		
0.6	5	500 μF	-	8	15	35		
0.6	12	500 μF	-	8	15	35		
	E	500 μF	-	8	15	40		
0.9	5	500 μF	470 μF	6	12	40		
0.9	12	500 μF	-	8	20	40		
		500 μF	470 μF	7	16	40		
	5	500 μF	-	10	20	40		
4.0		500 µF	330 µF	8	15	40		
1.2	12	500 µF	-	10	20	40		
		500 µF	330 µF	8	16	40		
	_	500 µF	-	10	20	40		
4.0	5	500 μF	330 μF	8	16	40		
1.8	40	500 µF	-	10	20	40		
	12	500 µF	330 µF	8	16	45		
2.2	5	500 μF	-	12	25	50		
3.3	12	500 μF	-	12	25	50		


<sup>(1)</sup> Device configured for FCCM mode of operation, (pin 3 connected to pin 19).

Submit Documentation Feedback

<sup>(2)</sup> Maximum ESR @ 100kHz, 25°C.



### 8.5 Application Curves (1)



(1) Device configured for FCCM mode of operation, (pin 3 connected to pin 19).



### 8.6 Application Schematics




Figure 14. Typical Schematic PVIN = VIN = 4.5 V to 14.5 V, VOUT = 1.2 V




Figure 15. Typical Schematic PVIN = 3.3 V, VIN = 4.5 V to 14.5 V, VOUT = 0.9 V



#### 8.7 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMZ31520 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 8.8 VIN and PVIN Input Voltage

The LMZ31520 allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN voltage supplies the internal control circuits of the device. The PVIN voltage provides the input voltage to the power converter system.

If tied together, the input voltage for the VIN pin and the PVIN pin can range from 4.5 V to 14.5 V. If using the VIN pin separately from the PVIN pin, the VIN pin must be greater than 4.5 V, and the PVIN pin can range from as low as 3.0 V to 14.5 V. When operating from a split rail, it is recommended to supply VIN from 5 V to 12 V, for best performance.

#### 8.9 3.3 V PVIN Operation

Applications operating from a PVIN of 3.3 V must provide at least 4.5 V for VIN. It is recommended to supply VIN from 5 V to 12 V, for best performance. See application note, SNVA692 for help creating 5 V from 3.3 V using a small, simple charge pump device.

#### 8.10 Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the voltage on the SENSE+ pin is between 90% and 115% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k $\Omega$  and 100 k $\Omega$  to a voltage source that is less than 7 V. An internal 100 k $\Omega$  pull-up resistor is provided internal to the device between the PWRGD pin (pin 19) and PWRGD\_PU pin (pin 18). The PWRGD\_PU pin can be connected to a voltage source less than 7 V or connected directly to V5V (pin 61), which is an internal 5V regulator. The PWRGD pin is in a defined state once VIN is greater than 1.0 V. The PWRGD pin is pulled low when the voltage on SENSE+ is lower than 90% or greater than 115% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted or the INH pin is pulled low.



### 8.11 Slow Start (SS\_SEL)

Connecting the SS\_SEL pin to PWRGD or PGND sets the slow start interval of approximately 0.7 ms. The connection to either PWRGD or PGND determines the mode of the LMZ31520 as decribed in Auto-Skip Ecomode<sup>TM</sup> / Forced Continuous Conduction Mode. Adding a resistor between SS\_SEL pin and PWRGD or PGND increases the slow start time. Increasing the slow start time will reduce inrush current. Table 5 shows a resistor connected between SS\_SEL pin and PWRGD to select FCCM and Figure 17 shows a resistor between SS\_SEL pin and PGND to select Auto-skip mode. See Table 5 below for SS resistor values and timing interval.




Table 5. Slow-Start Resistor Values and Slow-Start Time

R <sub>SS</sub> (kΩ)	short	61.9	161	436
SS Time (msec)	0.7	1.4	2.8	5.6

#### 8.12 Auto-Skip Eco-mode™ / Forced Continuous Conduction Mode


Auto-skip Eco-mode or Forced Continuous Conduction Mode (FCCM) can be selected using the SS\_SEL pin (pin 3). Connect the SS\_SEL pin to PGND to select Auto-skip Eco-mode or to the PWRGD pin to select FCCM.

In Auto-skip Eco-mode, the LMZ31520 automatically reduces the switching frequency at light load conditions to maintain high efficiency. In FCCM, the controller keeps continuous conduction mode in light load condition and the switching frequency is kept almost constant over the entire load range. Transient performance is best in FCCM.



#### 8.13 Power-Up Characteristics

When configured as shown in the front page schematic, the LMZ31520 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. Figure 18 shows the start-up waveforms for a LMZ31520, operating from a 5-V input (PVIN=VIN) and with the output voltage adjusted to 1.8 V. Figure 19 shows the start-up waveforms for a LMZ31520 starting up into a pre-biased output voltage. The waveforms were measured with a 15-A constant current load.



#### 8.14 Pre-Biased Start-Up

The LMZ31520 has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During pre-biased startup, the low-side MOSFET does not turn on until the high-side MOSFET has started switching. The high-side MOSFET does not start switching until the slow start voltage exceeds the voltage on the VADJ pin. Refer to Figure 19.

#### 8.15 Remote Sense

The SENSE+ pin must be connected to V<sub>OUT</sub> at the load, or at the device pins.

Connecting the SENSE+ pin to  $V_{OUT}$  at the load improves the load regulation performance of the device by allowing it to compensate for any I-R voltage drop between its output pins and the load. An I-R drop is caused by the high output current flowing through the small amount of pin and trace resistance. This should be limited to a maximum of 300 mV.

#### NOTE

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the SENSE+ connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

Submit Documentation Feedback



#### 8.16 Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin.

Figure 20 shows the typical application of the inhibit function. The Inhibit control has its own internal pull-up to VIN potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 21. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 22. A regulated output voltage is produced within 2 ms. The waveforms were measured with a 5-A constant current load.






Figure 20. Typical Inhibit Control





#### 8.17 Overcurrent Protection

For protection against load faults, the LMZ31520 incorporates cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period in that the inductor current is larger than the overcurrent trip level. In cycle-by-cycle mode, applying a load that exceeds the regulator's overcurrent threshold limits the output current and reduces the output voltage as shown in Figure 23. If the overcurrent condition remains and the output voltage drops below 70% of the set-point, the LMZ31520 shuts down. Following shutdown, the module periodically attempts to recover by initiating a soft-start power-up as shown in Figure 23. This is described as a hiccup mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced which reduces power dissipation. Once the fault is removed, the module automatically recovers and returns to normal operation as shown in Figure 24.



#### 8.18 Current Limit (ILIM) Adjust

The current limit of this device can be adjusted lower by connecting a resistor, R<sub>ILIM</sub>, between the ILIM pin (pin 6) and PGND. To adjust the typical current limit threshold, as listed in the electrical characteristics table, refer to Table 6.

**Table 6. Current Limit Adjust Resistor** 

Current Limit Reduction	R <sub>ILIM</sub> (kΩ)
10 %	715
20 %	383
30 %	243

#### 8.19 Thermal Shutdown


The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 145°C typically. The device reinitiates the power up sequence when the junction temperature drops below 135°C typically.



#### 8.20 Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 25 thru Figure 30, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (PVIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Keep AGND and PGND separate from one another. AGND should only be used as the return for R<sub>SFT</sub>.
- Place  $R_{\text{SET}}$ ,  $R_{\text{FREQ}}$ , and  $R_{\text{SS}}$  as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.






Figure 25. Typical Top Layer Layout

Figure 26. Typical Layer 2 Layout

Copyright © 2013-2018, Texas Instruments Incorporated

Submit Documentation Feedback



## **Layout Considerations (continued)**




Figure 27. Typical Layer 3 Layout




Figure 28. Typical Layer 4 Layout




Figure 29. Typical Layer 5 Layout




Figure 30. Typical Bottom Layer Layout



#### 8.21 EMI

The LMZ31520 is compliant with EN55022 Class A radiated emissions. Figure 31 and Figure 32 show typical examples of radiated emissions plots for the LMZ31520 operating from 5V and 12V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.




Figure 31. Radiated Emissions 5-V Input, 1.8-V Output, 20-A Load (EN55022 Class A)




Figure 32. Radiated Emissions 12-V Input, 3.3-V Output, 20-A Load (EN55022 Class A)



## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Revision D (April 2018) to Revision E								
•	Updated PCB Typical Bottom Layer Layout	21							
Cł	anges from Revision C (June 2017) to Revision D	Page							
•	Added WEBENCH® design links for the LMZ31520	1							
•	Increased the peak reflow temperature and maximum number of reflows to JEDEC specifications for improved manufacturability	2							
•	Added Device Support section	25							
<u>•</u>	Added Mechanical, Packaging, and Orderable Information section	26							
Cł	anges from Revision B (December 2013) to Revision C	Page							
•	Added peak reflow and maximum number of reflows information	2							
Cł	anges from Revision A (December 2013) to Revision B	Page							
•	Added additional capacitors to the recommended capacitor table	13							
Cł	anges from Original (October 2013) to Revision A	Page							
•	Changed status from Preview to Production	1							



### 10 Device and Documentation Support

### 10.1 Device Support

#### 10.1.1 Development Support

#### 10.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMZ31520 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 10.2 Documentation Support

#### 10.2.1 Related Documentation

For related documentation see the following:

Soldering Requirements for BQFN Packages

#### 10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

Eco-mode, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.7 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.




### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 11.1 Tape and Reel Information




#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ31520RLGT	BQFN	RLG	72	250	330.0	24.4	15.35	16.35	6.1	20.0	24.0	Q1

Copyright © 2013–2018, Texas Instruments Incorporated Product Folder Links: *LMZ31520* 





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ31520RLGT	BQFN	RLG	72	250	383.0	353.0	58.0



### PACKAGE OPTION ADDENDUM

18-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMZ31520RLGT	ACTIVE	BQFN	RLG	72	250	RoHS (In Work) & Green	CU NIPDAU	Level-3-245C-168 HR	-40 to 85	LMZ31520	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane..



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated