
LMN3368ASF 30V N-Channel Enhancement Mode MOSFETs

Features

- $R_{DS(ON)} = 6m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} = 9.8m\Omega @ V_{GS}=4.5V$
- SOP-8 Package

Product Description

The N-Channel enhancement mode power field effect transistor is using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state


resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


The device is well suited for high efficiency fast switching applications.

Applications

- MB / VGA / Vcore
- POL
- SMPS

Pin Configuration

| LMN3368ASF (SOP-8) | |
|--|-------------|
|  | |
| PIN | Description |
| 1,2,3 | Source |
| 4 | Gate |
| 5,6,7,8 | Drain |



Ordering Information

| Part Number | Part Marking | Package | Quantity |
|-------------|--------------|---------|----------|
| LMN3368ASF | 3368ASF | SOP-8 | 4000 PCS |

Marking Information

| Part Marking | Package Code | Green Level: | Product Code: |
|--------------|------------------|--|---------------|
| 3368ASF | 1 is S for SOP-8 | 2 is F for RoHS Compliant and Halogen Free | LMN3368ASF |

Absolute Maximum Ratings

 (T_C=25°C Unless otherwise noted)

| Symbol | Parameter | Typical | Unit |
|------------------|--|----------------------|------|
| V _{DSS} | Drain-Source Voltage | 30 | V |
| V _{GSS} | Gate-Source Voltage | ±20 | V |
| I _D | Continuous Drain Current ¹ | T _A =25°C | 13 |
| | | T _A =70°C | 10 |
| I _{DM} | Pulsed Drain Current ² | 65 | A |
| P _D | Power Dissipation ³ | T _A =25°C | 1.5 |
| | | T _A =70°C | 1 |
| T _J | Operating Junction Temperature | -55 to +150 | °C |
| T _{STG} | Storage Temperature Range | -55 to +150 | °C |
| R _{θJA} | Thermal Resistance-Junction to Case ¹ | 80 | °C/W |







Note:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
2. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%.
3. The power dissipation is limited by 150°C junction temperature.

Electrical Characteristics

 (T_C=25°C Unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------|---------------------------------|--|-----|------|------|------|
| Static | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | V _{GS} =0V, I _D =250uA | 30 | | | V |
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} =V _{GS} , I _D =250uA | 1.2 | | 2.5 | |
| I _{GSS} | Gate Leakage Current | V _{DS} =0V, V _{GS} =±20V | | | ±100 | nA |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} =30V, V _{GS} =0V | | | 1 | uA |
| R _{DS(on)} | Drain-Source On-Resistance | V _{GS} =10V, I _D =15A | | 4.2 | 6 | mΩ |
| | | V _{GS} =4.5V, I _D =10A | | 5.6 | 9.8 | |
| V _{SD} | Diode Forward Voltage | I _S =20A, V _{GS} =0V | | | 1.2 | V |
| Dynamic | | | | | | |
| Q _g | Total Gate Charge | V _{DS} =15V, V _{GS} =10V, I _D =15A | | 39 | | nC |
| Q _{gs} | Gate-Source Charge | | | 7.6 | | |
| Q _{gd} | Gate-Drain Charge | | | 7.2 | | |
| C _{iss} | Input Capacitance | V _{DS} =15V, V _{GS} =0V, f=1MHz | | 2295 | | pF |
| C _{oss} | Output Capacitance | | | 267 | | |
| C _{rss} | Reverse Transfer Capacitance | | | 210 | | |
| t _{d(on)} | Turn-On Time | V _{DD} =15V, I _D =15A, V _{GS} =10V, R _G =3.3Ω | | 7.8 | | ns |
| t _r | | | | 15 | | |
| t _{d(off)} | Turn-Off Time | | | 37 | | |
| t _f | | | | 11 | | |
| R _g | Gate Resistance | V _{DS} =0V, V _{GS} =0V, f=1MHz | | 1.7 | | Ω |

Typical Performance Characteristics

Figure 1. Typical Output Characteristics

Figure 2. Drain-Source On-State resistance vs Drain Current

Figure 3. Drain-Source On-State Resistance vs Gate-Source Voltage

Figure 4. Drain-Source On-State Resistance vs Junction Temperature

Figure 5. Capacitance vs Drain-to-Source Voltage

Figure 6. Gate Charge

Typical Performance Characteristics(continue)




Figure 7. Maximum Safe Operating Area





Figure 8. Normalized Transient Thermal Resistance


Package Dimension:

SOP-8

Package Dimension



Recommended Land Pattern



| Symbol | Dimensions | | | |
|--------|-------------|------|----------|-------|
| | Millimeters | | Inches | |
| | Min | Max | Min | Max |
| A | - | 1.75 | - | 0.069 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| A2 | 1.25 | - | 0.049 | - |
| b | 0.31 | 0.51 | 0.012 | 0.020 |
| c | 0.10 | 0.25 | 0.004 | 0.010 |
| D | 4.70 | 5.10 | 0.185 | 0.201 |
| E | 5.80 | 6.20 | 0.228 | 0.244 |
| E1 | 3.80 | 4.00 | 0.150 | 0.157 |
| e | 1.27BSC | | 0.050BSC | |
| L | 0.40 | 1.27 | 0.016 | 0.050 |
| theta | 0° | 8° | 0° | 8° |

NOTE:

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER END.

NOTICE:

LFC Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all LFC Semiconductor products described or contained herein. LFC Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. LFC Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Information furnished is believed to be accurate and reliable. However LFC Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of LFC Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of LFC Semiconductor.