











LMG3410R050, LMG3411R050


SNOSD81B-SEPTEMBER 2018-REVISED JANUARY 2020

LMG341xR050 600-V 50-mΩ Integrated GaN Fet Power Stage With Overcurrent Protection

1 Features

- TI GaN FET reliability qualified with in-application hard-switching accelerated stress profiles
- Enables high density power conversion designs
 - Superior system performance over cascode or stand-alone GaN FETs
 - Low inductance 8 mm x 8 mm QFN package for ease of design, and layout
 - Adjustable drive strength for switching performance and EMI control
 - Digital fault status output signal
 - Only +12 V unregulated supply needed
- · Integrated gate driver
 - Zero common source inductance
 - 20 ns Propagation delay for MHz operation
 - Trimmed gate bias voltage to compensate for threshold variations ensures reliable switching
 - 25 to 100V/ns User adjustable slew rate
- · Robust protection
 - Requires no external protection components
 - Overcurrent protection with less than 100 ns response
 - Greater than 150 V/ns Slew rate immunity
 - Transient overvoltage immunity
 - Overtemperature protection
 - Under voltage lock out (UVLO) Protection on all supply rails
- Robust protection
 - LMG3410R050: Latched overcurrent protection
 - LMG3411R050: Cycle-by-cycle overcurrent protection

Simplified Block Diagram



2 Applications

- High density industrial and consumer power supplies
- Multi-level converters
- Solar inverters
- Industrial motor drives
- Uninterruptable power supplies
- · High voltage battery chargers

3 Description

The LMG341xR050 GaN power stage with integrated driver and protection enables designers to achieve new levels of power density and efficiency in power electronics systems. The LMG341x's inherent advantages over silicon MOSFETs include ultra-low input and output capacitance, zero reverse recovery to reduce switching losses by as much as 80%, and low switch node ringing to reduce EMI. These advantages enable dense and efficient topologies like the totem-pole PFC.

The LMG341xR050 provides a smart alternative to traditional cascode GaN and standalone GaN FETs by integrating a unique set of features to simplify design, maximize reliability and optimize the performance of any power supply. Integrated gate drive enables 100 V/ns switching with near zero Vds ringing, less than 100 ns current limiting response self-protects against unintended shoot-through events, overtemperature shutdown prevents thermal runaway, and system interface signals provide self-monitoring capability.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|----------|-------------------|
| LMG341xR050 | QFN (32) | 8.00 mm × 8.00 mm |

 For all available packages, see the orderable addendum at the end of the data sheet.

Switching Performance at >100 V/ns






Table of Contents

| 1 | Features 1 | 9 | Application and Implementation 17 | 7 |
|---|--------------------------------------|----|---|---|
| 2 | Applications 1 | | 9.1 Application Information | 3 |
| 3 | Description 1 | | 9.2 Typical Application 19 | 9 |
| 4 | Revision History2 | | 9.3 Do's and Don'ts | 1 |
| 5 | Pin Configuration and Functions 3 | 10 | Power Supply Recommendations 23 | 3 |
| 6 | Specifications4 | | 10.1 Using an Isolated Power Supply23 | 3 |
| ٠ | 6.1 Absolute Maximum Ratings | | 10.2 Using a Bootstrap Diode | 3 |
| | 6.2 ESD Ratings | 11 | Layout25 | 5 |
| | 6.3 Recommended Operating Conditions | | 11.1 Layout Guidelines | 5 |
| | 6.4 Thermal Information | | 11.2 Layout Example | 3 |
| | 6.5 Electrical Characteristics | 12 | Device and Documentation Support 28 | 3 |
| | 6.6 Switching Characteristics | | 12.1 Device Support | 3 |
| | 6.7 Typical Characteristics | | 12.2 Documentation Support28 | 3 |
| 7 | Parameter Measurement Information | | 12.3 Receiving Notification of Documentation Updates 28 | 3 |
| - | 7.1 Switching Parameters | | 12.4 Community Resources | 3 |
| 8 | Detailed Description 11 | | 12.5 Trademarks | 3 |
| Ū | 8.1 Overview | | 12.6 Electrostatic Discharge Caution | 3 |
| | 8.2 Functional Block Diagram | | 12.7 Glossary | 3 |
| | 8.3 Feature Description | 13 | Mechanical, Packaging, and Orderable | |
| | 8.4 Safe Operation Area (SOA) | | Information | 3 |


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision A (March 2019) to Revision B | Page |
|--|------|
| Production Data Release of Data sheet | 1 |
| Changes from Original (September 2018) to Revision A | Page |
| Added LMG3411R050 part | 1 |



5 Pin Configuration and Functions



Pin Functions

| | PIN | I/O ⁽¹⁾ | DECORPORTION |
|--------|--------------|--------------------|---|
| NAME | NO. | 1/0(1) | DESCRIPTION |
| BBSW | 28 | Р | Internal buck-boost converter switch pin. Connect an inductor from this point to the source. |
| DRAIN | 1-11 | Р | Power transistor drain |
| FAULT | 32 | 0 | Fault output, push-pull, active low |
| IN | 31 | 1 | CMOS-compatible non-inverting gate drive input; IN pin needs to be kept low at least 10 ns after the LDO 5 V is in regulation to reset the FAULT pin. |
| LDO5V | 25 | Р | 5-V LDO output for external digital isolator. |
| LPM | 29 | I | Enables low-power-mode by connecting the pin to source. |
| SOURCE | 12-16, 18-24 | Р | Power transistor source, also connected to die-attach pad, thermal sink, and is the signal ground reference. |
| RDRV | 30 | I | Drive strength selection pin. Connect a resistor from this pin to ground to set the turn-on drive strength to control the slew rate. |
| VDD | 27 | Р | 12-V power input, relative to source. Supplies 5-V rail and gate drive supply. |
| VNEG | 26 | Р | Negative supply output, bypass to source with 2.2-µF capacitor |
| NC | 17 | _ | Not connected, connect to source or leave floating. |
| PAD | _ | Р | Thermal Pad, tie to source with multiple vias. |

(1) I = Input, O = Output, P = Power



6 Specifications

6.1 Absolute Maximum Ratings

at Tj = 25 °C, unless otherwise specified. (1)

| | | MIN | MAX | UNIT |
|------------------------------------|---|-----------------------|----------------------|------|
| V _{DS} | Drain-Source Voltage | | 600 | V |
| V _{DS(TR)} (2) | Transient Drain-Source Voltage | | 800 | V |
| V _{DS (SURGE)} (3) | Peak bus voltage during line surge | | 720 | V |
| V _{DD} | Supply Voltage | -0.3 | 20 | V |
| I _{DS,pul} ⁽⁴⁾ | Drain-Source Current, Pulsed | | 130 | Α |
| | Continuous drain current @T _j =25°C | | 34 | Α |
| I _{DS} | Continuous drain current @T _j =100°C | | 27 | Α |
| V _{IN} | IN, LPM Pin Voltage | -0.3 | 5.5 | V |
| V _{NEG} | Negative supply output | -20 | 0.3 | V |
| LDO5V | 5-V LDO output for external digital isolator | -0.3 | 5.5 | V |
| RDRV | Drive strength selection pin | -0.3 | 5.5 | V |
| BBSW | Internal buck-boost converter switch pin | V _{NEG} -0.5 | V _{DD} +0.5 | V |
| V FAULT | FAULT Pin Voltage | -0.3 | LDO5V+0.3 | V |
| T _{STG} | Storage Temperature | -55 | 150 | °C |
| Τ _J | Operating Temperature | -40 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{(2)}$ | ±500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

at Tj = 25 °C, unless otherwise specified.

| | | MIN | NOM | MAX | UNIT |
|-------------------|---|-----|-----|-----|------|
| V _{DS} | Drain-Source Voltage | | | 480 | V |
| V_{DD} | Supply Voltage | 9.5 | 12 | 18 | V |
| I _{DS} | DC Drain-Source Current (T _j =125°C) | | | 12 | Α |
| V _{IN} | IN, TPM Pin Voltage | | | 5 | V |
| I _{+5V} | LDO External Load Current | | | 5 | mA |
| R _{DRV} | Slew rate control resistor | 15 | | 150 | kΩ |
| L _{DCDC} | DC-DC buck-boost converter output inductor | | 10 | | μΗ |
| C _{DCDC} | DC-DC buck/boost converter output capacitor | | 2.2 | | μF |
| T _J | Operating Temperature | -40 | | 125 | °C |

Submit Documentation Feedback

Copyright © 2018–2020, Texas Instruments Incorporated

^{(2) &}lt;1% duty cycle, <1us, for 1M pulses

⁽³⁾ Peak bus-voltage surge reaching the LMG3410R050 while operating. Test case: 50 strikes (per VDE 0884-11) of the IEC61000-4-5 surge waveform applied to a half-bridge hard-switching at 100kHz with T_{CASE}=105°C delivering 2kW power.

⁽⁴⁾ Pulse current <100ns

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

at Tj = 25 °C, unless otherwise specified.

| | | | LMG341xR050 | | |
|---------------------------------|--|-----|-------------|------|------|
| | TUEDMAL METRIC (1) | | RWH (QFN) | | |
| THERMAL METRIC (1) | | | 32 PINS | | UNIT |
| | | MIN | TYP | MAX | |
| R _{0JA} ⁽²⁾ | Junction-to-ambient thermal resistance | | | 24.4 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | | | 7.9 | °C/W |
| R _θ JC(bot) | Junction-to-case (bottom) thermal resistance | | | 1.0 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

at Tj = 25 °C, 9.5 V < V_{DD} < 18 V, LPM = 5 V, V_{NEG} = -14 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN TY | P MAX | UNIT | |
|----------------------|--|--|--------|--------|------|--|
| GaN POWE | R TRANSISTOR | | | | | |
| D | On atata Basistanas | T _J = 25°C | | 57 | | |
| R _{DS,ON} | On-state Resistance | T _J = 125°C | 10 | 00 | mΩ | |
| | Third-quadrant mode source-drain | IN = 0 V, I _{SD} = 0.1 A | 3.9 | 95 | ., | |
| V_{SD} | voltage | IN = 0 V, I _{SD} = 10 A | 5.2 | 27 | V | |
| C _{oss} | GaN output capacitance | IN = 0 V, V _{DS} = 400 V, f _{SW} = 250 kHz | 8 | 39 | pF | |
| C _{oss,er} | Effective output capacitance, energy related | IN = 0 V, V _{DS} =0-400 V | 1 | 19 | pF | |
| C _{oss,tr} | Effective output capacitance, time related | I _D = 5 A, IN = 0 V, V _{DS} = 0-400 V | 18 | 31 | pF | |
| Q _{rr} | Reverse recovery charge | $V_R = 400 \text{ V}, I_{SD} = 5 \text{ A}, dI_{SD}/dt = 1 \text{ A/ns}$ | | 0 | nC | |
| I _{DSS} | Drain leakage current | Vds=600V, T _J = 25°C | | 1 | uA | |
| I _{DSS} | Drain leakage current | Vds=600V, T _J = 125°C | | 10 | uA | |
| DRIVER SU | JPPLY | | | | | |
| $I_{VDD,LPM}$ | Quiescent current, ultra-low-power mode | V _{LPM} = 0 V, V _{DD} = 12 V | • | 60 95 | μΑ | |
| | Outcome ourself (average) | Transistor held off; R_{DRV} =40 k Ω | 0 | .5 | mA | |
| I _{VDD,Q} | Quiescent current (average) | transistor held on; R_{DRV} =40 k Ω | 0 | .5 | mA | |
| $I_{VDD,op}$ | Operating current | V_{DD} = 12 V, f_{SW} = 500 KHz, R_{DRV} =40 k Ω , 50% duty cycle | : | 23 | mA | |
| V_{+5V} | 5V LDO output voltage | V _{DD} = 12 V | 4.7 | 5.3 | V | |
| V_{NEG} | Negative Supply | 20-mA load current | -13 | .9 | V | |
| BUCK BOO | OST CONVERTER | | | | | |
| I _{DCDC,PK} | Peak inductor current | I _{OUT} = 20 mA, V _{IN} = 12 V, V _{OUT} = -14 V | 30 | 00 450 | mA | |
| ΔV_{NEG} | DC-DC output ripple voltage, pk-pk | $C_{NEG} = 2.2 \mu F, I_{OUT} = 20 \text{ mA}$ | 4 | 40 | mV | |
| DRIVER INI | PUT | | | | | |
| V _{IH} | Input pin, LPM pin, logic high threshold | | | 2.5 | V | |
| V _{IL} | Input pin, IPM pin, low threshold | | 0.8 | | V | |
| V _{HYST} | Input pin, LPM pin, hysteresis | | 0 | .8 | V | |
| R _{IN,L} | Input pull-down resistance | | 1 | 50 | kΩ | |
| R _{LPM} | LPM pin pull-down resistance | | 1: | 50 | kΩ | |

Product Folder Links: LMG3410R050 LMG3411R050

⁽²⁾ Device mounted on a horizontal 2s2p test board with 5x3 thermal vias connected top Cu pad to 1st inner plane and without air stream cooling.



Electrical Characteristics (continued)

at Tj = 25 °C, 9.5 V < V_{DD} < 18 V, LPM = 5 V, V_{NEG} = -14 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|-----------------------------------|------------------|------|-----|------|------|
| UNDERVOL | TAGE LOCKOUT | | | | | |
| $V_{DD,(ON)}$ | V _{DD} turnon threshold | Turn-on voltage | | 9.1 | | V |
| $V_{DD,(OFF)}$ | V _{DD} turnoff threshold | Turn-off voltage | | 8.5 | | V |
| $\Delta V_{DD,UVLO}$ | UVLO Hysteresis | | | 550 | | mV |
| FAULT | | | | | | |
| I _{trip} | Current Fault Trip Point | | 40.4 | 54 | 77.6 | Α |
| T _{trip} | Temperature Trip Point | trip point | | 165 | | °C |
| T _{tripHys} | Temperature Trip Hysteresis | | | 25 | | °C |

6.6 Switching Characteristics


at Tj = 25 °C, 9.5 V < V_{DD} < 18 V, LPM = 5 V, V_{NEG} = -14 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------|---|--|-----|-----|-----|------|
| GaN FET | | | | | | |
| | | $R_{DRV} = 10 \text{ k}\Omega$ | | 100 | | |
| dv/dt | Turn-on Drain Slew Rate | $R_{DRV} = 45 \text{ k}\Omega$ | | 50 | | V/ns |
| | | $R_{DRV} = 150 \text{ k}\Omega$ | | 25 | | |
| ∆dv/dt | Slew Rate Variation | turn on, $I_L = 5$ A, $R_{DRV} = 45 \text{ k}\Omega$ | | 25 | | % |
| dv/dt_IMM | Edge Rate Immunity | Drain dv/dt, device remains off inductor-fed, max di/dt = 10 A/ns | | 150 | | V/ns |
| STARTUP | | | | | | |
| t _{START} | Startup Time, V _{IN} rising above UVLO | Time until gate responds to IN C_{NEG} = 2.2 μ F, C_{LDO} = 1 μ F, L_{DCDC} = 10 μ H | | 1.2 | | ms |
| t _{LPM} | LPM to active mode | Transition time from low power mode to Fault clear under C_{NEG} = 2.2 μF , C_{LDO} = 1 μF , L_{DCDC} = 10 μH | | 1 | | ms |
| DRIVER | | | | | | |
| $t_{pd,on}$ | Propagation delay, turn on | IN rising to $I_{DS} > 1$ A, $V_{DS} = 400$ V $R_{DRV} = 10$ k Ω , $V_{NEG} = -14$ V | | 16 | | ns |
| t _{delay,on} | Turn on delay time | $I_{DS} > 1$ A to $V_{DS} < 320$ V, $R_{DRV} = 10$ k Ω | | 5.2 | | ns |
| t _r | Rise time | V_{DS} = 320 V to V_{DS} = 80 V, I_{D} = 5 A, R_{DRV} = 10k Ω | | 2.9 | | ns |
| t _{pd,off} | Propagation delay, turn off | IN falling to $V_{DS} > 10 \text{ V}$; $I_D = 5 \text{ A}$ | | 32 | | ns |
| t _{delay,off} | Turn off delay time | $V_{DS} = 10 \text{ V to } V_{DS} = 80 \text{ V}, I_{D} = 5 \text{ A}$ | | 8.9 | | ns |
| t _f | Fall time | $V_{DS} = 80 \text{ V to } V_{DS} = 320 \text{ V}, I_D = 5 \text{ A}$ | | 26 | | ns |
| FAULT | | | | | | |
| t _{curr} | Current Fault Delay | After t_{blank} expire, $I_{DS} > I_{TH}$ to \overline{FAULT} low | | 35 | | ns |
| t _{blank} | Current Fault Blanking Time | V _{IN} >V _{IH} to end of blanking, RDRV=15kΩ | | 55 | | ns |
| t _{reset} ⁽¹⁾ | Fault reset time | IN held low | 250 | 350 | 500 | μs |

⁽¹⁾ Note: the reset time applies to the thermal-shut-down on both devices and the latched OCP on the LMG3410R050.




6.7 Typical Characteristics



TEXAS INSTRUMENTS

Typical Characteristics (continued)





7 Parameter Measurement Information

7.1 Switching Parameters

The circuit used to measure most switching parameters is shown in Figure 13. The top LMG341xR050 in this circuit is used to re-circulate the inductor current and functions in third-quadrant mode only. The bottom device is the active device; it is turned on to increase the inductor current to the desired test current. The bottom device is then turned off and on to create switching waveforms at a specific inductor current. Both the drain current (at the source) and the drain-source voltage is measured. The specific timing measurement is shown in Figure 14. It is recommended to use the half-bridge as double pulse tester. Excessive third-quadrant operation may over heat the top LMG341xR050.




Figure 13. Circuit Used to Determine Switching Parameters




Figure 14. Measurement to Determine Propagation Delays and Slew Rates

Copyright © 2018–2020, Texas Instruments Incorporated



Switching Parameters (continued)

7.1.1 Turn-on Delays

The timing of the turn-on transition has three components: propagation delay, turn-on delay and rise time. The first component is the propagation delay of the driver from when the input goes high to when the GaN FET starts turning on (represented by 1 A drain current). The turn-on delay is the delay from when the FET starts turning on to when the drain voltage swings down by 20 percent. Finally, the rise time is the time it takes for drain voltage to slew between 80 percent and 20 percent of the bus voltage. The drive-strength resistor value has a large effect on turn-on delay and rise time but does not affect the propagation delay significantly.

7.1.2 Turn-off Delays

The timing of the turn-off transition has three components: propagation delay, turn-off delay, and fall time. The first component is the propagation delay of the driver from when the input goes low to when the GaN FET starts turning off (represented by the drain rising above 10 V). The turn-off delay is the delay from when the FET starts turning off to when the drain voltage swings up by 20 percent. Finally, the fall time is the time it takes the drain voltage to slew between 20 percent and 80 percent of the bus voltage. The turn-off delays of the LMG341xR050 are independent of the drive-strength resistor but the turn-off delay and the fall time are heavily dependent on the load current.

7.1.3 Drain Slew Rate

The slew rate, measured in volts per nanosecond, is measured on the turn-on edge of the LMG341xR050. The slew rate is considered over the rise time, where the drain falls from 80 percent to 20 percent of the bus voltage. The drain slew rate is thus given by 60 percent of the bus voltage divided by the rise time. This drain slew rate is dependent on the R_{DRV} value and is only slightly affected by drain current.



8 Detailed Description

8.1 Overview

LMG341xR050 is a high-performance 600-V GaN transistor with integrated gate driver. The GaN transistor provides ultra-low input and output capacitance and zero reverse recovery charge. The lack of reverse recovery charge enables efficient operation in half-bridge and bridge-based topologies.

TI utilizes a Direct Drive architecture to control the GaN FET within the LMG341xR050. When the driver is powered up, the GaN FET is controlled directly with the integrated gate driver. This architecture provides superior switching performance compared with the traditional cascode approach for switching depletion mode FET.

The integrated driver solves a number of challenges using GaN devices. The LMG341xR050 contains a driver specifically tuned to the GaN device for fast driving without ringing on the gate. The driver ensures the device stays off for high drain slew rates up to 150 V/ns. In addition, the integrated driver protects against faults by providing overcurrent and overtemperature protection. This feature can protect the system in case of a device failure, or prevent a device failure in the case of a controller error or malfunction. LMG3410R050 and LMG3411R050 have the same design and features, except the handling of OCP events. LMG3410R050 adopts a latch-off strategy at OCP events, while LMG3411R050 can realize cycle-by-cycle current limit function. Please refer to Fault Detection for more details.

Unlike silicon MOSFETs, there is no p-n junction from source to drain in GaN devices. That is why GaN devices have no reverse recovery losses. However, the GaN device can still conduct from source to drain in third-quadrant of operation similar to a body diode but with higher voltage drop and higher conduction loss. Third-quadrant operation can be defined as follows; when the GaN device is turned off and negative current pulls the drain node voltage to be lower than its source. The voltage drop across GaN device during third-quadrant operation is high; therefore, it is recommended to operate with synchronous switching and keep the duration of third-quadrant operation at minimum.

8.2 Functional Block Diagram




Figure 15. Functional block diagram



8.3 Feature Description

The LMG341xR050 includes numerous features to provide increased switching performance and efficiency in customers' applications while providing an easy-to-use solution.

8.3.1 Direct-Drive GaN Architecture

The LMG341xR050 utilizes a series FET to ensure the GaN module stays off when V_{DD} is not applied. When this FET is off, the gate of the GaN transistor is held within a volt of the FET's SOURCE pin. As the DRAIN pin voltage increases, silicon FET blocks the drain voltage, and the V_{GS} of the GaN transistor decreases until it passes its threshold voltage. Then, the GaN transistor turns off and blocks the remaining drain voltage.

When the LMG341xR050 is powered up, the internal buck-boost converter generates a negative voltage (V_{NEG}) that is sufficient to directly turn off the GaN transistor. In this case, the silicon FET is held on and the GaN transistor is switched with gate at VNEG to turn off and at SOURCE pin voltage to turn on. During operation, this removes the switching loss of silicon FET.

8.3.2 Internal Buck-Boost DC-DC Converter

An internal inverting buck-boost converter generates a regulated negative rail for the turn-off supply of the GaN device. The buck-boost converter is controlled by a peak current mode, hysteretic controller. In normal operation, the converter remains in discontinuous-conduction mode, but may enter continuous-conduction mode during startup and overload conditions. The converter is controlled internally and requires only a single surface-mount inductor and output bypass capacitor. For recommendations on the required passives, see *Buck-Boost Converter Design*.

8.3.3 Internal Auxiliary LDO

An internal low-dropout regulator is provided to supply external loads, such as digital isolators for the high-side drive signal. It is capable of delivering up to 5 mA to an external load. A bypass capacitor is recommended if using the rail externally, but is not required for LDO stability.

8.3.4 Start Up Sequence

Figure 16 shows the device start up sequence. As V_{DD} starts to build up and passes the UVLO threshold, the FAULT signal is pulled high after both LDO 5V and V_{NEG} are built up. The V_{DS} starts to slew down when the FAULT signal clears.






Figure 16. Start Up Timing Diagram

8.3.5 R-C Decoupling for IN pin

To better handle the ground bounce cases, a simple R-C filter can be built with a resistor in series with the inputs. The resistor should be close to the device IN pin. The R-C filter which can help decrease ringing at the inputs and maintain the voltage bounce lower than the high threshold of IN pin. This solution is acceptable for moderate cases in applications where the extra delay is acceptable.

8.3.6 Low Power Mode

In some applications, it is important to reduce quiescent current during low power mode such as start up or burst. The \overline{LPM} pin reduces the quiescent current to support low power modes. When LPM is pulled low, the buckboost converter stops to operate and reduce additional power loss, and the supply current in the low-power mode is typically 80 μ A. Figure 17 indicates the low power mode operation. Once it is activated, V_{NEG} will drop gradually and FAULT will become high. Only after the \overline{LPM} deactivates, the buck-boost converter will start up to build the V_{NEG} , and $\overline{LMG341xR050}$ will be ready to operate within 1 ms.

Copyright © 2018–2020, Texas Instruments Incorporated






Figure 17. LPM in and out

8.3.7 Fault Detection

The GaN driver includes built-in overcurrent protection (OCP), overtemperature protection (OTP), and under voltage lockout (UVLO).

8.3.7.1 Over-current Protection

The OCP circuit monitors the LMG341xR050's drain current and compares that current signal with an internally set limit. Upon detection of the over-current, the family of GaN FETs has two optional protection actions: 1) latched overcurrent protection; and 2) cycle-by-cycle overcurrent protection.

LMG3410R050 provides latched OCP option, by which the FET is shut off and held off until the fault is reset by either holding the IN pin low for more than 350 μs or removing power from V_{DD} . The timing sequence is shown in Figure 18.

LMG3411R050 provides cycle-by-cycle OCP option. In this mode, the FET is also shut off when overcurrent happens, but the output fault signal will clear after the input PWM goes low. In the next cycle, the FET can turn on as normal. The cycle-by-cycle function can be used in cases where steady state operation current is below the OCP level but transient response can still reach high current, while the circuit operation cannot be paused. It also prevents the power stage from overheating by having overcurrent induced conduction loss.

During cycle-by-cycle operation, after the current reaches the upper limit but the PWM input is still high, the load current can flow through the third-quadrant of the other FET of a half-bridge with no synchronous rectification. The extra high negative voltage drop (–5 V to –7 V) from drain to source could lead to high third-quadrant loss, similar to dead time loss but with much longer time. An operation scheme of cycle-by-cycle current limitation is shown as Figure 19. Therefore, it is critical to design the control scheme to make sure the number of switching cycles in cycle-by-cycle mode is limited, or to change PWM input based on the fault signal to shorten the time in third-quadrant conduction mode of the power stage.

OCP circuit has a 55 ns typical blanking time at slew rate of 100 V/ns to prevent false triggering during switch node transitions. The blanking time increases with respect to lower slew rates accordingly since lower slew rates results in longer switching transition time. This fast response OCP circuit protects the GaN device even under a hard short-circuit condition.






Figure 18. OC latching and reset sequence




Figure 19. Cycle-by-cycle OCP Operation



8.3.7.2 Over-Temperature Protection and UVLO

The over-temperature protection circuit measures the temperature of the driver die and trips if the temperature exceeds the over-temperature threshold (typically 165 °C). Upon an over-temperature condition, the GaN device is held off and a fault is latched. To resume operation, the temperature must fall below the lower thermal shut down threshold and the input must be held low for typical 350 µs to reset the latched fault.

The $\overline{\text{FAULT}}$ output is a push-pull output indicating the readiness and fault status of the driver. It is held low when starting up until the safety FET is turned on. In an OCP or OTP fault condition, it is held low until the fault latches are reset or fault is cleared. If the power supplies go below the UVLO thresholds, power transistor switching is disabled and $\overline{\text{FAULT}}$ is held low until the power supplies recover. Specifically, during V_{DD} UVLO happens, Buckboost converter, LDO 5V and GaN FET will be disabled; similarly, LDO 5V UVLO will trigger Buckboost converter to stop operation and disable the FET; and V_{NEG} UVLO will cause the FET to be disabled.

8.3.8 Drive Strength Adjustment

To allow for an adjustable slew rate to control stability and ringing in the circuit, as well as an adjustment to pass electro-magnetic compliance (EMC) standards, LMG341xR050 allows the user to adjust its drive strength. A resistor is connected the RDRV pin and ground. The value of the resistor determines the slew rate of the device during turn-on between 25 V/ns and 100 V/ns; The turn-off slew rate is dependent on the load current; therefore, it is not controlled.



8.4 Safe Operation Area (SOA)

8.4.1 Repetitive SOA

The allowed repetitive SOA for the LMG341xR050 (Figure 12) is defined by the peak drain current (I_{DS}) and the drain to source voltage (V_{DS}) of the device during turn on. The peak drain current during switching is the sum of several currents going into drain terminal: the inductor current (I_{ind}); the current required to charge the C_{OSS} of the other GaN device in the totem pole; and the current required to charge the parasitic capacitance (C_{par}) on the switching node. 140 pF is used as an average C_{OSS} of the device during switching. The parasitic capacitance on the switch node may be estimated by using the overlap capacitance of the PCB. A boost topology is used for the SOA testing. The circuit shown in Figure 20 is used to generate the SOA curve in Figure 12. For reliable operation, the junction temperature of the device must also be limited to 125 °C. The I_{DS} of Figure 12 can be calculated by:

$$I_{DS} = I_{ind} + (140 \text{ pF} + C_{par}) * Drain slew rate at peak current$$

where drain slew rate at the peak current is estimated between 70 percent and 30 percent of the bus voltage, and C_{par} is the parasitic board capacitance at the switched node.

Q1,Q2: LMG341xR050




Figure 20. Circuit Used for SOA Curve in Figure 12

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Copyright © 2018–2020, Texas Instruments Incorporated



9.1 Application Information

The LMG341xR050 is a single-channel GaN power stage targeting high-voltage applications. It targets hard-switched and soft-switched applications running from a 350 V to 480 V bus such as power-factor correction (PFC) applications. As GaN devices such as the LMG341xR050 have zero reverse-recovery charge, they are well-suited for hard-switched half-bridge applications, such as the totem-pole bridgeless PFC circuit. It is also well-suited for resonant DC-DC converters, such as the LLC and phase-shifted full-bridge. As both of these converters utilize the half-bridge building block, this section will describe how to use the LMG341xR050 in a half-bridge configuration.



9.2 Typical Application




Figure 21. Typical Half-Bridge Application



9.2.1 Design Requirements

This design example is for a hard-switched boost converter which is representative of PFC applications. The system parameters considered are as follows.

Table 1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|--------------------------|---------------|
| Input Voltage | 200 VDC |
| Output Voltage | 400 VDC |
| Input (Inductor) Current | 5 A |
| Switching Frequency | 100 kHz |

9.2.2 Detailed Design Procedure

In high-voltage power converters, correct circuit design and PCB layout is essential to obtaining a highperformance and even functional power converter. While the general procedure for designing a power converter is out of the scope of this document, this datasheet describes how to utilize the LMG341xR050 to build efficient. well-behaved power converters.

9.2.2.1 Slew Rate Selection

The LMG341xR050 supports slew rate adjustment through connecting a resistor from RDRV to source. The choice of RDRV will control the slew rate of the drain voltage of the device between approximately 25 V/ns and 100 V/ns. The slew rate adjustment is used to control the following aspects of the power stage:

- Switching loss in a hard-switched converter
- Radiated and conducted EMI generated by the switching stage
- Interference elsewhere in the circuit coupled from the switch node
- Voltage overshoot and ringing on the switch node due to power loop inductance and other parasitics

The switching power loss will decrease when increasing the slew rate (as the portion of the switching period where the switch simultaneously conducts high current while blocking high voltage is decreased). However, by increasing the slew rate of the device, the other three aspects of the power stage gets worse. Following the design recommendations in this datasheet will help mitigate the system-related challenges related to a high slew rate. Ultimately, it is up to the power designer to ensure the chosen slew rate provides the best performance in his or her end application.

9.2.2.1.1 Startup and Slew Rate with Bootstrap High-Side Supply

Using a bootstrap supply for the high-side LMG341xR050 places additional constraints on the startup of the circuit. Before the high-side LMG341xR050 functions correctly, its VDD, LDO5V, and VNEG power supplies must start up and be functional. Prior to the device powering up, the GaN device operates in cascode mode with reduced performance. In particular, under high drain slew rate (dv/dt), the transistor can conduct to a small extent and cause additional power dissipation. The correct startup procedure for a bootstrap-supplied half-bridge depends on the circuit used.

In a buck converter without pre-bias, where the initial output voltage is zero, the startup procedure is straightforward. In this case, before switching begins, turn on the low-side device to allow the high-side bootstrap transistor to charge up. When the FAULT signal goes high, the high-side device has powered up completely, and normal switching can begin.

In a boost converter or a buck converter with a pre-biased output, it is necessary to operate the circuit in switching PWM mode while the high-side LMG341xR050 is powering up. With a boost converter, if the low-side device is held on, the power inductor current will likely run away and the inductor will saturate. To start up a boost converter, the duty cycle has to be very low and gradually increase to charge the output to the desired value without the inductor current reaching saturation. This pulse sequence can be performed open-loop or using a current-mode controller. This startup mode is standard for boost-type converters.



However, with the LMG341xR050, during the boost converter startup, significant shoot-through current can occur for high drain slew rates while starting up. This shoot-through current is approximately 1.25 μ C per switching event at 50 V/ns, and is comparable to a reverse-recovery event in a silicon MOSFET. If this shoot-through current is undesirable, the drain slew rate of the low-side device must be reduced during startup. In Figure 21, the FAULT output from the high-side device is used to gate MOSFET Q1. When FAULT from the high-side is high, once the device is powered up, Q1 turns on and reduces the effective resistance connected to RDRV on the low-side LMG341xR050. With this circuit, the dv/dt of the low-side device can be held low to reduce power dissipation and reduce ringing during high-side startup, but then increase to reduce switching loss during normal operation.

9.2.2.2 Signal Level-Shifting

As the LMG341xR050 is a single-channel power stage, two devices are used to construct a half-bridge converter, such as the one shown in Figure 21. A high-voltage level shifter or digital isolator must be used to provide signals to the high-side device. Using an isolator for the low-side device is optional but will equalize propagation delays between the high-side and low-side signal path, as well as providing the ability to use different grounds for the power stage and the controller. If an isolator is not used on the low-side device, the control ground and the power ground must be connected at the LMG341xR050, as described in *Layout Guidelines*, and nowhere else on the board. With the high current slew rate of the fast-switching GaN device, any ground-plane inductance common with the power path may cause oscillation or instability in the power stage without the use of an isolator.

Choosing a digital isolator for level-shifting is an important consideration for fault-free operation. Because GaN switches very quickly, exceeding 50 V/ns in hard-switching applications, isolators with high common-mode transient immunity (CMTI) are required. If an isolator suffers from a CMTI issue, it can output a false pulse or signal which can cause shoot-through. In addition, choosing an isolator that is not edge-triggered can improve circuit robustness. In an edge-triggered isolator, a high dv/dt event can cause the isolator to flip states and cause circuit malfunctioning.

On or off keyed isolators are preferred, such as the TI ISO78xxF series, as a high CMTI event would only cause a short (few nanosecond) false pulse, which can be filtered out. To allow for filtering of these false pulses, an R-C filter at the driver input is recommended to ensure these false pulses can be filtered. If issues are observed, values of 1 $k\Omega$ and 22 pF can be used to filter out any false pulses.

9.2.2.3 Buck-Boost Converter Design

The Buck-boost converter generates the negative voltage necessary to turn off the direct-drive GaN FET. While it is controlled internally, it requires an external power inductor and output capacitor. The converter is designed to use a 10 μ H inductor and a 2.2 μ F output capacitor. As the peak current of the buck-boost is limited to less than 350 mA, the inductor chosen must have a saturation current above 350 mA. A Wurth Elektronik 10 μ H SMT inductor (74404020100) in a 0806 package is recommended. This inductor is connected between the BBSW pin and ground. A 2.2 μ F, 25 V 0805 bypass capacitor is required between V_{NEG} and ground. Due to the voltage coefficient of X7R capacitors, a 2.2 μ F capacitor will provide the required minimum 1.0 μ F capacitance when operating.

9.3 Do's and Don'ts

The successful use of GaN devices in general and the LMG341xR050 in particular depends on proper use of the device. When using the LMG341xR050, *Do* the following:

- Read and fully understand the datasheet, including the application notes and layout recommendations.
- Use a four-layer board and place the return power path on an inner layer to minimize power-loop inductance.
- Use small, surface-mount bypass and bus capacitors to minimize parasitic inductance.
- Use the proper size decoupling capacitors and locate them close to the IC as described in the Layout Guidelines section.
- Use a signal isolator to supply the input signal for the low side device. If not, ensure the signal source is connected to the signal GND plane which is tied to the power source *only* at the LMG341xR050 IC.
- Use the FAULT pin to determine power-up state and to detect overcurrent and overtemperature events and safely shut off the converter.

To avoid issues in your system when using the LMG341xR050, Do not do the following:

Use a single-layer or two-layer PCB for the LMG341xR050 as the power-loop and bypass capacitor

Copyright © 2018–2020, Texas Instruments Incorporated



Do's and Don'ts (continued)

inductances will be excessive and prevent proper operation of the IC.

- Reduce the bypass capacitor values below the recommended values.
- Allow the device to experience drain transients above 600 V as they may damage the device.
- Allow significant third-quadrant conduction when the device is OFF or unpowered, which may cause overheating. Self-protection feature cannot protect the device in this mode of operation.
- Ignore the FAULT pin output.

22 Submit Documentation Feedback

Copyright © 2018–2020, Texas Instruments Incorporated



10 Power Supply Recommendations

The LMG341xR050 requires an unregulated 12-V supply to power its internal driver and fault protection circuitry. The low-side supply can be supplied from the local controller supply. The high-side device's supply must come from an isolated supply or bootstrap supply.

10.1 Using an Isolated Power Supply

Using an isolated power supply to power the high-side device has the advantage that it will work regardless of continued power-stage switching or duty cycle. It can also power the high-side device before power-stage switching begins, eliminating the power-loss concern of switching with an unpowered LMG341xR050 (see *Startup and Slew Rate with Bootstrap High-Side Supply* for details). Finally, a properly-selected isolated supply will contribute fewer parasitics to the switching power stage, increasing power-stage efficiency. However, the isolated power supply solution is larger and more expensive than the bootstrap solution.

The isolated supply can be constructed from an output of a flyback or FlyBuck™ converter, or using an isolated power module. When using an unregulated supply, ensure that the input to the LMG341xR050 does not exceed the maximum supply voltage. If necessary, a 18 V zener to clamp the VDD voltage supplied by the isolated power converter. Minimizing the inter-winding capacitance of the isolated power supply or transformer is necessary to reduce switching loss in hard-switched applications.

10.2 Using a Bootstrap Diode

When used in a half-bridge configuration, a floating supply is necessary for the top-side switch. Due to the switching performance of LMG341xR050, a transformer-isolated power supply is recommended. With caution, a bootstrap supply can be used with the recommendations in this section.

10.2.1 Diode Selection

LMG341xR050 has no reverse-recovery charge and little output charge. Hard-switched circuits using LMG341xR050 also exhibit high voltage slew rates. A compatible bootstrap diode must exhibit low output charge, and if used in a hard-switching circuit, a very low reverse-recovery charge.

For soft-switching applications, the MCC UFM15PL ultra-fast silicon diode can be used. The output charge of 2.7 nC is small in comparison with the switching transistors, so it will have little influence on switching performance. In a hard-switching application, the reverse recovery charge of the silicon diode may contribute an additional loss to the circuit.

For hard-switched applications, a silicon carbide diode can be used to avoid reverse-recovery effects. The Cree C3D1P7060Q SiC diode has an output charge of 4.5 nC and a reverse recovery charge of about 5 nC. There will be some losses using this diode due to the output charge, but these will not dominate the switching stage's losses.


10.2.2 Managing the Bootstrap Voltage

In a synchronous buck, totem-pole PFC, or other converter where the low-side switch occasionally operates in third-quadrant mode, it is important to consider the bootstrap supply. During the dead time, the bootstrap supply charges through a path that includes the third-quadrant voltage drop of the low-side LMG341xR050. This third-quadrant drop can be large, which may over-charge the bootstrap supply in certain conditions. The V_{DD} supply of LMG341xR050 must not exceed 18 V in bootstrap operation.

Product Folder Links: LMG3410R050 LMG3411R050




Using a Bootstrap Diode (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 22. Charging Path for Bootstrap Diode

The recommended bootstrap supply connection includes a bootstrap diode and a series resistor with an optional zener as shown in Figure 23. The series resistor limits the charging current at startup and when the low-side device is operating in third-quadrant mode. This resistor must be chosen to allow sufficient current to power the LMG341xR050 at the desired operating frequency. At 100 kHz operation, a value of approximately 5.1 Ω is recommended. At higher frequencies, this resistor value should be reduced or the resistor omitted entirely to ensure sufficient supply current.



Copyright © 2017, Texas Instruments Incorporated

Figure 23. Suggested Bootstrap Regulation Circuit

Using a series resistor with the bootstrap supply will create a charging time constant in conjunction with the bypass capacitance on the order of a microsecond. When the dead time, or third-quadrant conduction time, is much lower than this time constant, the bootstrap voltage will be well-controlled and the optional zener clamp in Figure 23 will not be necessary. If a large deadtime is needed, a 14-V zener diode can be used in parallel with the V_{DD} bypass capacitor to prevent damaging the high-side LMG341xR050.

10.2.3 Reliable Bootstrap Start-up

In some applications such as boost converter, the low side LMG341xR050 may need to start switching at high frequency while high side LMG341xR050 is not fully biased. If low side GaN device turn-on speed is adjusted to achieve high slew rate, the high side GaN device can turn-on unintentionally as high dv/dt can charge high side GaN device drain to source capacitance. For reliable operation, the slew rate should be slowed down to 30 V/ns by changing the resistance of R_{DRV} pin of the low side LMG341xR050 until high side LMG341xR050's bias is fully settled. This can be monitored through the FAULT output of high side LMG341xR050 as given in Figure 21.



11 Layout

11.1 Layout Guidelines

The layout of the LMG341xR050 is critical to its performance and functionality. Because the half-bridge configuration is typically used with these GaN devices, layout recommendations will be considered with this configuration. A four-layer or higher layer count board is required to reduce the parasitic inductances of the layout to achieve suitable performance.

11.1.1 Power Loop Inductance

The power loop, comprising the two devices in the half bridge and the high-voltage bus capacitance, undergoes large *di/dt* during switching events. By minimizing the inductance of this loop, ringing and electro-magnetic interference (EMI) can be reduced, as well as reducing voltage stress on the devices.

This loop inductance is minimized by locating the power devices as close together as possible. The bus capacitance is positioned in line with the two devices, either below the low-side device or above the high-side device, on the same side of the PCB. The return path (PGND in this case) is located on the second layer on the PCB in close proximity to the top layer. By using an inner layer and not the bottom layer, the vertical dimension of the loop is reduced, thus minimizing inductance. A large number of vias near both the device terminal and bus capacitance carries the high-frequency switching current to the inner layer while minimizing impedance.

11.1.2 Signal Ground Connection

The LMG341xR050's SOURCE pin is also signal ground reference. The signal GND plane should be connected to SOURCE with low impedance kelvin connection. In addition, the return path for the passives associated to the driver (for example, bypass capacitance) must be connected to the GND plane. In Figure 24, local signal GND planes are located on the second copper layer to act as the return for the local circuitry. The local signal GND planes are isolated from the high-current SOURCE plane except the kelvin connection at the source pin through enough low impedance vias.

11.1.3 Bypass Capacitors

The gate drive loop impedance must also be minimized to yield strong performance. Although the gate driver is integrated on package, the bypass capacitance for the driver is placed externally on the PCB board. As the GaN device is turned off to a negative voltage, the impedance of the negative source is included in the crucial turn-off path. As the critical hold-off path passes through this external bypass capacitor attached to V_{NEG} , this capacitor must be located close to the LMG341xR050. In the Figure 24, V_{NEG} bypass capacitors C9 and C26 are located immediately adjacent to the pins on the IC with a direct connection to the SOURCE pin.

The bypass capacitors for the input supply (C8 and C23) and the 5V regulator (C5 and C7) must also be located immediately next to the IC with a close connection to the ground plane.

11.1.4 Switch-Node Capacitance

GaN devices have very low output capacitance and switch quickly with a high dv/dt, yielding very low switching loss. To preserve this low switching loss, additional capacitance added to the output node must be minimized. The PCB capacitance at the switch node can be minimized by following these guidelines:

- Minimize overlap between the switch-node plane and other power and ground planes.
- Narrow the GND return path under the high-side device somewhat while still maintaining a low-inductance path.
- Choose high-side isolator ICs and the isolated high-side supply or bootstrap diode with low capacitance.
- Locate the power inductor as close to the power stage as possible.
- Power inductors should be constructed with a single-layer winding to minimize intra-winding capacitance.
- If a single-layer inductor is not possible, consider placing a small inductor between the primary inductor and the power stage to effectively shield the power stage from the additional capacitance.
- If a back-side heat-sink is used, restrict the switch-node copper coverage on the bottom copper layer to the minimum area necessary to extract the needed heat.

Copyright © 2018–2020, Texas Instruments Incorporated



Layout Guidelines (continued)

11.1.5 Signal Integrity

The control signals to the LMG341xR050 must be protected from the high dv/dt that the GaN power stage produces. Coupling between the control signals and the drain may cause circuit instability and potential destruction. Route the control signals (IN, FAULT and LPM) over a ground plane located on an adjacent layer. For example, in the layout in Figure 24, all the signals are routed on the top layer directly over the signal GND plane on the first inner copper layer.

The signals for the high-side device are often particularly vulnerable. Coupling between these signals and system ground planes could cause issues in the circuit. Keep the traces associated with the control signals away from drain copper. Shielding traces adjacent to the signal traces can be useful to minimize parasitic coupling. For the high-side level shifter, ensure no copper from either the input or output side extends beneath the isolator or the device's CMTI may be compromised.

11.1.6 High-Voltage Spacing

Circuits using the LMG341xR050 involve high voltage, potentially up to 600 V. When laying out circuits using the LMG341xR050, understand the creepage and clearance requirements in your application and how they apply to the power stage. Functional (or working) isolation is required between the source and drain of each transistor, and between the high-voltage power supply and ground. Functional isolation or perhaps stronger isolation (such as reinforced isolation) may be required between the input circuitry to the LMG341xR050 and the power controller. Choose signal isolators and PCB spacing (creepage and clearance) distances which meet your isolation requirements.

If a heatsink is used to manage thermal dissipation of the LMG341xR050, ensure necessary electrical isolation and mechanical spacing is maintained between the heatsink and the PCB.

11.1.7 Thermal Recommendations

The LMG341xR050 is a lateral transistor grown on a Si substrate. The thermal pad is connected to the Source node. The LMG341xR050 may be used in applications with significant power dissipation, for example, hard-switched power converters. In these converters, cooling using just the PCB may not be sufficient to keep the part at a reasonable temperature. To improve the thermal dissipation of the part, TI recommends a heatsink is connected to the back of the PCB to extract additional heat. Using power planes and numerous thermal vias, the heat dissipated in one or more of the LMG341xR050s can be spread out in the PCB and effectively passed to the other side of the PCB. A heat sink can be applied to bare areas on the back of the PCB using an adhesive thermal interface material (TIM). The soldermask from the back of the board underneath the heatsink can be removed for more effective heat removal.

Please refer to the *High Voltage Half Bridge Design Guide for LMG3410 Smart GaN FET* and *Thermal Considerations for Designing a GaN Power Stage* application note for more recommendations and performance data on thermal layouts.

11.2 Layout Example

Correct layout of the LMG341xR050 and its surrounding components is essential for correct operation. The layout shown here reflects the power stage schematic in Figure 21. It may be possible to obtain acceptable performance with alternate layout schemes, however this layout has been shown to produce good results and is intended as a guideline.



Layout Example (continued)




Figure 24. Example Half-Bridge Layout



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

High Voltage Half Bridge Design Guide for LMG3410 Smart GaN FET application note.

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

FlyBuck, E2E are trademarks of Texas Instruments.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM



29-Jan-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|-------------------|------------------|---------------------|--------------|----------------------|---------|
| LMG3410R050RWHR | ACTIVE | VQFN | RWH | 32 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-3-260C-168 HR | -40 to 125 | LMG3410 R050 | Samples |
| LMG3410R050RWHT | ACTIVE | VQFN | RWH | 32 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-3-260C-168 HR | -40 to 125 | LMG3410 R050 | Samples |
| LMG3411R050RWHR | ACTIVE | VQFN | RWH | 32 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-3-260C-168 HR | -40 to 125 | LMG3411 R050 | Samples |
| LMG3411R050RWHT | ACTIVE | VQFN | RWH | 32 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-3-260C-168 HR | -40 to 125 | LMG3411 R050 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

29-Jan-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jan-2020

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| All differsions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| LMG3410R050RWHR | VQFN | RWH | 32 | 2000 | 330.0 | 16.4 | 8.3 | 8.3 | 2.25 | 12.0 | 16.0 | Q2 |
| LMG3410R050RWHT | VQFN | RWH | 32 | 250 | 180.0 | 16.4 | 8.3 | 8.3 | 2.25 | 12.0 | 16.0 | Q2 |
| LMG3411R050RWHR | VQFN | RWH | 32 | 2000 | 330.0 | 16.4 | 8.3 | 8.3 | 2.25 | 12.0 | 16.0 | Q2 |
| LMG3411R050RWHT | VQFN | RWH | 32 | 250 | 180.0 | 16.4 | 8.3 | 8.3 | 2.25 | 12.0 | 16.0 | Q2 |

www.ti.com 30-Jan-2020



*All dimensions are nominal


| Device Package Type | | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|---------------------|------|-----------------|------|------|-------------|------------|-------------|--|
| LMG3410R050RWHR | VQFN | RWH | 32 | 2000 | 350.0 | 350.0 | 43.0 | |
| LMG3410R050RWHT | VQFN | RWH | 32 | 250 | 213.0 | 191.0 | 55.0 | |
| LMG3411R050RWHR | VQFN | RWH | 32 | 2000 | 350.0 | 350.0 | 43.0 | |
| LMG3411R050RWHT | VQFN | RWH | 32 | 250 | 213.0 | 191.0 | 55.0 | |

PACKAGE OUTLINE



VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated