

LM3S8730 Microcontroller

DATA SHEET

Copyright © 2007 Luminary Micro, Inc.

www.DataSheet4U.com

DS-LM3S8730-1582

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris is a registered trademark and Luminary Micro and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com







LUMINARY MICRO[™]

Table of Contents

	This Document		
	About This Manual		
	Related Documents		
_			
1	Architectural Overview		
1.1 1.2	Product Features		
1.2	High-Level Block Diagram		
1.3	Functional Overview		
1.4.1	ARM Cortex™-M3		
1.4.2	Motor Control Peripherals		
1.4.3	Serial Communications Peripherals		
1.4.4	System Peripherals		
1.4.5	Memory Peripherals		
1.4.6	Additional Features		
1.4.7	Hardware Details		
2	ARM Cortex-M3 Processor Core	33	
2.1	Block Diagram		
2.2	Functional Description		
2.2.1	Serial Wire and JTAG Debug		
2.2.2	Embedded Trace Macrocell (ETM)		
2.2.3	Trace Port Interface Unit (TPIU)		
2.2.4	ROM Table		
2.2.5	Memory Protection Unit (MPU)	35	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	35	
3	Memory Map	39	
4	Interrupts	41	
5	JTAG Interface	43	
5.1	Block Diagram		
5.2	Functional Description	44	
5.2.1	JTAG Interface Pins	45	
5.2.2	JTAG TAP Controller		
5.2.3	Shift Registers	47	
5.2.4	Operational Considerations		
5.3	Initialization and Configuration		
5.4	Register Descriptions		
5.4.1	Instruction Register (IR)		
5.4.2	Data Registers	52	
6	System Control	54	
6.1	Functional Description		
6.1.1	Device Identification	54	
6.1.2	Reset Control		
6.1.3	Power Control	57	

6.1.4	Clock Control	57
6.1.5	System Control	59
6.2	Initialization and Configuration	60
6.3	Register Map	60
6.4	Register Descriptions	61
7	Hibernation Module	111
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	Register Access Timing	
7.2.2	Clock Source	
7.2.3	Battery Management	
7.2.4	Real-Time Clock	
7.2.5	Non-Volatile Memory	
7.2.6	Power Control	
7.2.7	Interrupts and Status	
7.3	Initialization and Configuration	
7.3.1	Initialization	
7.3.2	RTC Match Functionality (No Hibernation)	
7.3.3	RTC Match/Wake-Up from Hibernation	
7.3.4	External Wake-Up from Hibernation	
7.3.5	RTC/External Wake-Up from Hibernation	
7.4	Register Map	
7.5	Register Descriptions	
8	Internal Memory	
8.1	Block Diagram	
8.2	Functional Description	
8.2.1	SRAM Memory	
8.2.2	Flash Memory	
8.3	Flash Memory Initialization and Configuration	
8.3.1	Flash Programming	
8.3.2	Nonvolatile Register Programming	
8.4	Register Map	
8.5	Flash Register Descriptions (Flash Control Offset)	134
8.6	Flash Register Descriptions (System Control Offset)	141
9	General-Purpose Input/Outputs (GPIOs)	154
9.1	Functional Description	
9.1.1	Data Control	
9.1.2	Interrupt Control	
9.1.3	Mode Control	
9.1.4	Commit Control	
9.1.5	Pad Control	156
9.1.6	Identification	
9.2	Initialization and Configuration	
9.3	Register Map	
9.4		
	Register Descriptions	159
10		
10 10.1	Register Descriptions General-Purpose Timers Block Diagram	194

10.2	Functional Description	195
10.2.1	GPTM Reset Conditions	195
10.2.2	32-Bit Timer Operating Modes	195
10.2.3	16-Bit Timer Operating Modes	197
10.3	Initialization and Configuration	201
10.3.1	32-Bit One-Shot/Periodic Timer Mode	201
10.3.2	32-Bit Real-Time Clock (RTC) Mode	202
10.3.3	16-Bit One-Shot/Periodic Timer Mode	
10.3.4	16-Bit Input Edge Count Mode	
10.3.5	16-Bit Input Edge Timing Mode	
10.3.6	16-Bit PWM Mode	
10.4	Register Map	
10.5	Register Descriptions	
11	Watchdog Timer	
11.1	Block Diagram	
11.2	Functional Description	
11.3	Initialization and Configuration	
11.3	-	
11.4	Register Map	
	Register Descriptions	
12	Universal Asynchronous Receivers/Transmitters (UARTs)	
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Transmit/Receive Logic	
12.2.2	Baud-Rate Generation	
12.2.3	Data Transmission	256
12.2.4	Serial IR (SIR)	256
12.2.5	FIFO Operation	257
12.2.6	Interrupts	
12.2.7	Loopback Operation	
12.2.8	IrDA SIR block	258
12.3	Initialization and Configuration	258
12.4	Register Map	259
12.5	Register Descriptions	260
13	Synchronous Serial Interface (SSI)	294
13.1	Block Diagram	294
13.2	Functional Description	294
13.2.1	Bit Rate Generation	295
13.2.2	FIFO Operation	
13.2.3	Interrupts	
13.2.4	Frame Formats	
13.3	Initialization and Configuration	
13.4		
13.5	Register Descriptions	
14	Inter-Integrated Circuit (I ² C) Interface	
14.1	Block Diagram	
14.1	Functional Description	
14.2	I ² C Bus Functional Overview	
14.2.1		<u>3</u> 32

14.2.2	Available Speed Modes	334
14.2.3	Interrupts	335
14.2.4	Loopback Operation	335
14.2.5	Command Sequence Flow Charts	335
14.3	Initialization and Configuration	342
14.4	I ² C Register Map	343
14.5	Register Descriptions (I ² C Master)	344
14.6	Register Descriptions (I2C Slave)	
15	Controller Area Network (CAN) Module	
15.1	Controller Area Network Overview	
15.2	Controller Area Network Features	
15.3	Controller Area Network Block Diagram	
15.4	Controller Area Network Functional Description	
15.4.1	Initialization	
-	Operation	
	Transmitting Message Objects	
15.4.4	Configuring a Transmit Message Object	
15.4.5	Updating a Transmit Message Object	
	Accepting Received Message Objects	
	Receiving a Data Frame	
	Receiving a Remote Frame	
	Receive/Transmit Priority	
	Configuring a Receive Message Object	
	Handling of Received Message Objects	
	Handling of Interrupts	
	Bit Timing Configuration Error Considerations	
	Bit Time and Bit Rate	
	Calculating the Bit Timing Parameters	
15.5	Controller Area Network Register Map	
15.6	Register Descriptions	
16	Ethernet Controller	-
16.1	Block Diagram	
16.2	Functional Description	
16.2.1	Internal MII Operation	
	PHY Configuration/Operation	
16.2.3	MAC Configuration/Operation	
16.2.4	Interrupts	
16.3	Initialization and Configuration	
16.4	Ethernet Register Map	
16.5	Ethernet MAC Register Descriptions	
16.6	MII Management Register Descriptions	
17	Pin Diagram	452
18	Signal Tables	453
19	Operating Characteristics	465
20	Electrical Characteristics	466
20.1	DC Characteristics	
20.1.1	Maximum Ratings	466

20.1.2	···· · ··· · · · · · · · · · · · · · ·	
20.1.3		
20.1.4	Power Specifications	
20.1.5 20.2	Flash Memory Characteristics	
20.2	Load Conditions	
20.2.1		
	l ² C	
20.2.4	Ethernet Controller	
20.2.5	Hibernation Module	
20.2.6	Synchronous Serial Interface (SSI)	
20.2.7	JTAG and Boundary Scan	475
20.2.8	General-Purpose I/O	476
20.2.9	Reset	477
21	Package Information	479
Α	Serial Flash Loader	481
A.1	Serial Flash Loader	481
A.2	Interfaces	481
A.2.1	UART	481
A.2.2	SSI	
A.3	Packet Handling	
A.3.1	Packet Format	
A.3.2	Sending Packets	
A.3.3	Receiving Packets	
A.4	Commands	
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	
A.4.4	COMMAND_SEND_DATA (0x24)	
A.4.5	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RESET (0x25)	484
В	Register Quick Reference	
С	Ordering and Contact Information	
C.1	Ordering Information	
C.2	Company Information	
C.3	Support Information	502

List of Figures

Figure 1-1.	Stellaris® Fury-class Family High-Level Block Diagram	26
Figure 2-1.	CPU Block Diagram	34
Figure 2-2.	TPIU Block Diagram	35
Figure 5-1.	JTAG Module Block Diagram	44
Figure 5-2.	Test Access Port State Machine	47
Figure 5-3.	IDCODE Register Format	52
Figure 5-4.	BYPASS Register Format	53
Figure 5-5.	Boundary Scan Register Format	53
Figure 6-1.	External Circuitry to Extend Reset	55
Figure 7-1.	Hibernation Module Block Diagram	112
Figure 8-1.	Flash Block Diagram	130
Figure 9-1.	GPIODATA Write Example	155
Figure 9-2.	GPIODATA Read Example	155
Figure 10-1.	GPTM Module Block Diagram	195
Figure 10-2.	16-Bit Input Edge Count Mode Example	199
Figure 10-3.	16-Bit Input Edge Time Mode Example	200
Figure 10-4.	16-Bit PWM Mode Example	201
Figure 11-1.	WDT Module Block Diagram	230
Figure 12-1.	UART Module Block Diagram	254
Figure 12-2.	UART Character Frame	255
Figure 12-3.	IrDA Data Modulation	257
Figure 13-1.	SSI Module Block Diagram	294
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	296
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	297
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	298
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	298
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	299
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	300
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	300
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	301
Figure 13-10.	MICROWIRE Frame Format (Single Frame)	302
Figure 13-11.	MICROWIRE Frame Format (Continuous Transfer)	303
Figure 13-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	303
	I ² C Block Diagram	
Figure 14-2.	I ² C Bus Configuration	332
Figure 14-3.	START and STOP Conditions	
Figure 14-4.	Complete Data Transfer with a 7-Bit Address	333
Figure 14-5.	R/S Bit in First Byte	
Figure 14-6.	Data Validity During Bit Transfer on the I ² C Bus	333
Figure 14-7.	Master Single SEND	336
Figure 14-8.	Master Single RECEIVE	
Figure 14-9.	Master Burst SEND	338
-	Master Burst RECEIVE	339
Figure 14-11.	Master Burst RECEIVE after Burst SEND	340
-	Master Burst SEND after Burst RECEIVE	
Figure 14-13.	Slave Command Sequence	342

Figure 15-1.	CAN Module Block Diagram	. 367
Figure 15-2.	CAN Bit Time	. 374
Figure 16-1.	Ethernet Controller Block Diagram	. 408
Figure 16-2.	Ethernet Controller	. 408
Figure 16-3.	Ethernet Frame	410
Figure 17-1.	Pin Connection Diagram	. 452
Figure 20-1.	Load Conditions	468
Figure 20-2.	I ² C Timing	. 470
Figure 20-3.	External XTLP Oscillator Characteristics	. 472
Figure 20-4.	Hibernation Module Timing	. 473
Figure 20-5.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	. 474
Figure 20-6.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	. 474
Figure 20-7.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	. 475
Figure 20-8.	JTAG Test Clock Input Timing	. 476
Figure 20-9.	JTAG Test Access Port (TAP) Timing	. 476
Figure 20-10.	JTAG TRST Timing	. 476
Figure 20-11.	External Reset Timing (RST)	. 477
Figure 20-12.	Power-On Reset Timing	. 478
Figure 20-13.	Brown-Out Reset Timing	. 478
Figure 20-14.	Software Reset Timing	. 478
Figure 20-15.	Watchdog Reset Timing	. 478
Figure 21-1.	100-Pin LQFP Package	. 479

List of Tables

Table 1.	Documentation Conventions	. 18
Table 3-1.	Метогу Мар	. 39
Table 4-1.	Exception Types	. 41
Table 4-2.	Interrupts	. 42
Table 5-1.	JTAG Port Pins Reset State	. 45
Table 5-2.	JTAG Instruction Register Commands	50
Table 6-1.	System Control Register Map	60
Table 7-1.	Hibernation Module Register Map	116
Table 8-1.	Flash Protection Policy Combinations	132
Table 8-2.	Flash Resident Registers	133
Table 8-3.	Flash Register Map	133
Table 9-1.	GPIO Pad Configuration Examples	157
Table 9-2.	GPIO Interrupt Configuration Example	157
Table 9-3.	GPIO Register Map	158
Table 10-1.	16-Bit Timer With Prescaler Configurations	198
Table 10-2.	Timers Register Map	204
Table 11-1.	Watchdog Timer Register Map	231
Table 12-1.	UART Register Map	259
Table 13-1.	SSI Register Map	304
Table 14-1.	Examples of I ² C Master Timer Period versus Speed Mode	334
Table 14-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	343
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	
Table 15-1.	Transmit Message Object Bit Settings	
Table 15-2.	Receive Message Object Bit Settings	
Table 15-3.	CAN Protocol Ranges	374
Table 15-4.	CAN Register Map	377
Table 16-1.	TX & RX FIFO Organization	411
Table 16-2.	Ethernet Register Map	
Table 18-1.	Signals by Pin Number	453
Table 18-2.	Signals by Signal Name	457
Table 18-3.	Signals by Function, Except for GPIO	460
Table 18-4.	GPIO Pins and Alternate Functions	463
Table 19-1.	Temperature Characteristics	465
Table 19-2.	Thermal Characteristics	465
Table 20-1.	Maximum Ratings	466
Table 20-2.	Recommended DC Operating Conditions	466
Table 20-3.	LDO Regulator Characteristics	467
Table 20-4.	Flash Memory Characteristics	468
Table 20-5.	Phase Locked Loop (PLL) Characteristics	468
Table 20-6.	Clock Characteristics	468
Table 20-7.	Crystal Characteristics	469
Table 20-8.	I ² C Characteristics	469
Table 20-9.	100BASE-TX Transmitter Characteristics	470
Table 20-10.	100BASE-TX Transmitter Characteristics (informative)	470
Table 20-11.	100BASE-TX Receiver Characteristics	470
Table 20-12.	10BASE-T Transmitter Characteristics	470

Table 20-13.	10BASE-T Transmitter Characteristics (informative)	471
Table 20-14.	10BASE-T Receiver Characteristics	471
Table 20-15.	Isolation Transformers	471
Table 20-16.	Ethernet Reference Crystal	472
Table 20-17.	External XTLP Oscillator Characteristics	472
Table 20-18.	Hibernation Module Characteristics	473
Table 20-19.	SSI Characteristics	473
Table 20-20.	JTAG Characteristics	475
Table 20-21.	GPIO Characteristics	477
Table 20-22.	Reset Characteristics	477
Table C-1.	Part Ordering Information	502

List of Registers

System Con	itrol	54
Register 1:	Device Identification 0 (DID0), offset 0x000	62
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	64
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	65
Register 4:	Raw Interrupt Status (RIS), offset 0x050	66
Register 5:	Interrupt Mask Control (IMC), offset 0x054	67
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	68
Register 7:	Reset Cause (RESC), offset 0x05C	69
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	70
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	75
Register 11:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	77
Register 12:	Device Identification 1 (DID1), offset 0x004	78
Register 13:	Device Capabilities 0 (DC0), offset 0x008	80
Register 14:	Device Capabilities 1 (DC1), offset 0x010	81
Register 15:	Device Capabilities 2 (DC2), offset 0x014	83
Register 16:	Device Capabilities 3 (DC3), offset 0x018	85
Register 17:	Device Capabilities 4 (DC4), offset 0x01C	86
Register 18:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	88
Register 19:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	90
Register 20:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	92
Register 21:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	94
Register 22:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	96
Register 23:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	98
Register 24:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	. 100
Register 25:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	. 102
Register 26:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	. 104
Register 27:	Software Reset Control 0 (SRCR0), offset 0x040	. 106
Register 28:	Software Reset Control 1 (SRCR1), offset 0x044	. 107
Register 29:	Software Reset Control 2 (SRCR2), offset 0x048	. 109
Hibernation	Module	111
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000	
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	
Register 3:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	
Register 4:	Hibernation RTC Load (HIBRTCLD), offset 0x00C	
Register 5:	Hibernation Control (HIBCTL), offset 0x010	
Register 6:	Hibernation Interrupt Mask (HIBIM), offset 0x014	
Register 7:	Hibernation Raw Interrupt Status (HIBRIS), offset 0x018	
Register 8:	Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C	. 126
Register 9:	Hibernation Interrupt Clear (HIBIC), offset 0x020	
Register 10:	Hibernation RTC Trim (HIBRTCT), offset 0x024	
Register 11:	Hibernation Data (HIBDATA), offset 0x030-0x12C	
Internal Mer	nory	130
Register 1:	Flash Memory Address (FMA), offset 0x000	. 135
Register 2:	Flash Memory Data (FMD), offset 0x004	

www.DataSheet4U.com

Register 3:	Flash Memory Control (FMC), offset 0x008	137
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	139
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	140
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	141
Register 7:	USec Reload (USECRL), offset 0x140	
Register 8:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	143
Register 9:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	144
Register 10:	User Debug (USER_DBG), offset 0x1D0	145
Register 11:	User Register 0 (USER_REG0), offset 0x1E0	146
Register 12:	User Register 1 (USER_REG1), offset 0x1E4	
Register 13:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	148
Register 14:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	149
Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	150
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	151
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	152
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	153
General-Pur	pose Input/Outputs (GPIOs)	154
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	161
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	167
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	172
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	173
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	174
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	176
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	177
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	178
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	179
Register 20:	GPIO Commit (GPIOCR), offset 0x524	180
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	182
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	183
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	184
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	185
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	186
Register 26:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	187
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	189
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	190
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	191
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	192

Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	193
General-Pur	pose Timers	
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	206
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	207
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	209
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	214
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	216
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	217
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	218
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	220
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	221
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	222
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	223
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	224
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	225
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	226
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	
-	imer	
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	
-	synchronous Receivers/Transmitters (UARTs)	
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	

Decister 7	LIADT Line Control (LIADTI CDLI) offerst 0x020	070
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	
Register 8:	UART Control (UARTCTL), offset 0x030	
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 25:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC	. 293
Synchrono	us Serial Interface (SSI)	
Register 1:	SSI Control 0 (SSICR0), offset 0x000	. 306
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	. 310
Register 4:	SSI Status (SSISR), offset 0x00C	. 311
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	. 314
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	. 317
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	. 318
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	. 319
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	. 320
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	. 321
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	. 322
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	. 323
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	. 324
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	. 325
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	. 326
Register 18:	SSI PrimeCell Identification 0 (SSIPCelIID0), offset 0xFF0	. 327
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	. 328
Register 20:	SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8	. 329
Register 21:	SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC	. 330
Inter-Intear	ated Circuit (I ² C) Interface	. 331
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x00C	
-	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x010	
Register 6:	I O IVIASIEL MAW ITHETTUPL STATUS (IZOIVIMIS), UIISEL UXU 14	. 353

	_	
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	. 354
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	. 359
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	. 361
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	. 362
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	. 363
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	. 364
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	. 365
Controller A	Area Network (CAN) Module	366
Register 1:	CAN Control (CANCTL), offset 0x000	
Register 2:	CAN Status (CANSTS), offset 0x004	. 382
Register 3:	CAN Error Counter (CANERR), offset 0x008	. 385
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	
Register 5:	CAN Interrupt (CANINT), offset 0x010	. 388
Register 6:	CAN Test (CANTST), offset 0x014	
Register 7:	CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018	. 391
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	. 392
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	. 393
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	. 393
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	
Register 13:	CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088	. 396
Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	. 397
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	. 397
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	. 398
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	. 398
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	. 399
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	. 399
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	. 400
Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	. 400
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	. 402
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	. 402
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	. 402
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	. 402
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	. 402
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	. 402
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	. 402
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	. 402
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	. 403
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	. 403
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	. 404
Register 34:	CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140	. 405
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	. 405
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	. 406
Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	. 406

Ethernet C	ontroller	407
Register 1:	Ethernet MAC Raw Interrupt Status (MACRIS), offset 0x000	416
Register 2:	Ethernet MAC Interrupt Acknowledge (MACIACK), offset 0x000	418
Register 3:	Ethernet MAC Interrupt Mask (MACIM), offset 0x004	419
Register 4:	Ethernet MAC Receive Control (MACRCTL), offset 0x008	420
Register 5:	Ethernet MAC Transmit Control (MACTCTL), offset 0x00C	421
Register 6:	Ethernet MAC Data (MACDATA), offset 0x010	422
Register 7:	Ethernet MAC Individual Address 0 (MACIA0), offset 0x014	424
Register 8:	Ethernet MAC Individual Address 1 (MACIA1), offset 0x018	425
Register 9:	Ethernet MAC Threshold (MACTHR), offset 0x01C	426
Register 10:	Ethernet MAC Management Control (MACMCTL), offset 0x020	427
Register 11:	Ethernet MAC Management Divider (MACMDV), offset 0x024	428
Register 12:	Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C	429
Register 13:	Ethernet MAC Management Receive Data (MACMRXD), offset 0x030	430
Register 14:	Ethernet MAC Number of Packets (MACNP), offset 0x034	431
Register 15:	Ethernet MAC Transmission Request (MACTR), offset 0x038	432
Register 16:	Ethernet MAC Timer Support (MACTS), offset 0x03C	433
Register 17:	Ethernet PHY Management Register 0 – Control (MR0), address 0x00	434
Register 18:	Ethernet PHY Management Register 1 – Status (MR1), address 0x01	436
Register 19:	Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02	438
Register 20:	Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03	439
Register 21:	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address	
	0x04	440
Register 22:	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05	442
Register 23:	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06	443
Register 24:	Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10	
Register 25:	Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17), address	
0	0x11	446
Register 26:	Ethernet PHY Management Register 18 – Diagnostic (MR18), address 0x12	448
Register 27:	Ethernet PHY Management Register 19 - Transceiver Control (MR19), address 0x13	449
Register 28:	Ethernet PHY Management Register 23 – LED Configuration (MR23), address 0x17	450
Register 29:	Ethernet PHY Management Register 24 - MDI/MDIX Control (MR24), address 0x18	451

About This Document

This data sheet provides reference information for the LM3S8730 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 1 on page 18.

Table 1. Documentation Conventions

Notation	Meaning	
General Register Notation		
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 39.	
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.	

Notation	Meaning
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris[®] LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core. The Stellaris[®] LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM Cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU.

The LM3S8730 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S8730 microcontroller features a Battery-backed Hibernation module to efficiently power down the LM3S8730 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S8730 microcontroller perfectly for battery applications.

In addition, the LM3S8730 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S8730 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

1.1 Product Features

The LM3S8730 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 50-MHz operation

- Hardware-division and single-cycle-multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 25 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 128 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 64 KB single-cycle SRAM
- General-Purpose Timers
 - Four General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timer/counters. Each GPTM can be configured to operate independently as timers or event counters as a single 32-bit timer, as one 32-bit Real-Time Clock (RTC) to event capture, or for Pulse Width Modulation (PWM)
 - 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
 - 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - · User-enabled stalling when the controller asserts CPU Halt flag during debug
 - 16-bit Input Capture modes

- Input edge count capture
- Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Controller Area Network (CAN)
 - Supports CAN protocol version 2.0 part A/B
 - Bit rates up to 1Mb/s
 - 32 message objects, each with its own identifier mask
 - Maskable interrupt
 - Disable automatic retransmission mode for TTCAN
 - Programmable loop-back mode for self-test operation
- 10/100 Ethernet Controller
 - Conforms to the IEEE 802.3-2002 Specification
 - IEEE 1588-2002 Precision Time Protocol (PTP) compliant
 - Full- and half-duplex for both 100 Mbps and 10 Mbps operation
 - Integrated 10/100 Mbps Transceiver (PHY)
 - Automatic MDI/MDI-X cross-over correction
 - Programmable MAC address
 - Power-saving and power-down modes
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale

- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- UART
 - Two fully programmable 16C550-type UARTs with IrDA support
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator with fractional divider
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity
 - False-start-bit detection
 - Line-break generation and detection
- I²C
 - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
 - Interrupt generation
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- GPIOs
 - 11-32 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Bit masking in both read and write operations through address lines
 - Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive

- Open drain enables
- Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial-range 100-pin RoHS-compliant LQFP package

1.2 Target Applications

- Remote monitoring
- Electronic point-of-sale (POS) machines

- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 26 shows the features on the Stellaris® Fury-class family of devices.

Note: Figure 1-1 on page 26 indicates the full set of features available on all the devices in the Stellaris® Fury-class family, not all the features on this specific device.




Figure 1-1. Stellaris® Fury-class Family High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S8730 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 502.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 **Processor Core (see page 33)**

All members of the Stellaris[®] product family, including the LM3S8730 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 33 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S8730 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 25 interrupts.

"Interrupts" on page 41 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S8730 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM (see page 200)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S8730, PWM motion control functionality can be achieved through the motion control features of the general-purpose timers (using the CCP pins).

CCP Pins (see page 200)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Serial Communications Peripherals

The LM3S8730 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I²C module
- One CAN unit

1.4.3.1 UART (see page 253)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S8730 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.3.2 SSI (see page 294)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S8730 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.3.3 I²C (see page 331)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S8730 controller includes one I^2C module that provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I^2C bus can be designated as either a master or a slave. The I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.3.4 Controller Area Network (see page 366)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, now it is used in many embedded control applications (for example, industrial or medical). Bit rates up to 1Mb/s are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kb/s at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information. The LM3S8730 includes one CAN units.

1.4.3.5 Ethernet Controller (see page 407)

Ethernet is a frame-based computer networking technology for local area networks (LANs). Ethernet has been standardized as IEEE 802.3. It defines a number of wiring and signaling standards for the physical layer, two means of network access at the Media Access Control (MAC)/Data Link Layer, and a common addressing format.

The Stellaris® Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface device. The Ethernet Controller conforms to IEEE 802.3 specifications and fully supports 10BASE-T and 100BASE-TX standards. In addition, the Ethernet Controller supports automatic MDI/MDI-X cross-over correction.

1.4.4 System Peripherals

1.4.4.1 **Programmable GPIOs (see page 154)**

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is composed of seven physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 11-32 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 453 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

1.4.4.2 Four Programmable Timers (see page 194)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.4.3 Watchdog Timer (see page 230)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.5 Memory Peripherals

The LM3S8730 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.5.1 SRAM (see page 130)

The LM3S8730 static random access memory (SRAM) controller supports 64 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.5.2 Flash (see page 131)

The LM3S8730 Flash controller supports 128 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only

be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.6 Additional Features

1.4.6.1 Memory Map (see page 39)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S8730 controller can be found in "Memory Map" on page 39. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.6.2 JTAG TAP Controller (see page 43)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.6.3 System Control and Clocks (see page 54)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.6.4 Hibernation Module (see page 111)

The Hibernation module provides logic to switch power off to the main processor and peripherals, and to wake on external or time-based events. The Hibernation module includes power-sequencing logic, a real-time clock with a pair of match registers, low-battery detection circuitry, and interrupt signalling to the processor. It also includes 64 32-bit words of non-volatile memory that can be used for saving state during hibernation.

1.4.7 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 452
- "Signal Tables" on page 453

- "Operating Characteristics" on page 465
- "Electrical Characteristics" on page 466
- "Package Information" on page 479

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram





2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 34. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 35. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S8730 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

2.2.6.1 Interrupts

The ARM® Cortex[™]-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S8730 microcontroller supports 25 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	COUNTFLAG	R/W	0	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CLKSOURCE	R/W	0	0 = external reference clock. (Not implemented for Stellaris microcontrollers.)1 = core clock.
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.
1	TICKINT	R/W	0	1 = counting down to 0 pends the SysTick handler.
				0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.
0	ENABLE	R/W	0	1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.
				0 = counter disabled.

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
23:0	RELOAD	W1C	-	Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C		Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S8730 controller is provided in Table 3-1 on page 39.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*[™]*-M3 Technical Reference Manual*.

Important: In Table 3-1 on page 39, addresses not listed are reserved.

Table 3-1. Memory Map^a

Start	End	Description	For details on registers, see page
Memory			
0x0000.0000	0x0001.FFFF	On-chip flash ^b	134
0x2000.0000	0x2000.FFFF	Bit-banded on-chip SRAM ^c	134
0x2010.0000	0x21FF.FFFF	Reserved non-bit-banded SRAM space	-
0x2200.0000	0x23FF.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	130
0x2400.0000	0x3FFF.FFFF	Reserved non-bit-banded SRAM space	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer	232
0x4000.4000	0x4000.4FFF	GPIO Port A	159
0x4000.5000	0x4000.5FFF	GPIO Port B	159
0x4000.6000	0x4000.6FFF	GPIO Port C	159
0x4000.7000	0x4000.7FFF	GPIO Port D	159
0x4000.8000	0x4000.8FFF	SSI0	305
0x4000.C000	0x4000.CFFF	UART0	260
0x4000.D000	0x4000.DFFF	UART1	260
Peripherals			
0x4002.0000	0x4002.07FF	I2C Master 0	344
0x4002.0800	0x4002.0FFF	I2C Slave 0	357
0x4002.4000	0x4002.4FFF	GPIO Port E	159
0x4002.5000	0x4002.5FFF	GPIO Port F	159
0x4002.6000	0x4002.6FFF	GPIO Port G	159
0x4003.0000	0x4003.0FFF	Timer0	205
0x4003.1000	0x4003.1FFF	Timer1	205
0x4003.2000	0x4003.2FFF	Timer2	205
0x4003.3000	0x4003.3FFF	Timer3	205
0x4004.0000	0x4004.0FFF	CAN0 Controller	379
0x4004.8000	0x4004.8FFF	Ethernet Controller	415
0x400F.C000	0x400F.CFFF	Hibernation Module	117
0x400F.D000	0x400F.DFFF	Flash control	134
0x400F.E000	0x400F.EFFF	System control	61
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-

Start	End	Description	For details on registers, see page
Private Peripheral B	us		
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM®
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	Cortex™-M3 Technical
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	Reference
0xE000.3000	0xE000.DFFF	Reserved	Manual
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	
0xE000.F000	0xE003.FFFF	Reserved	
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	
0xE004.1000	0xE004.1FFF	Reserved	-
0xE004.2000	0xE00F.FFFF	Reserved	-
0xE010.0000	0xFFFF.FFFF	Reserved for vendor peripherals	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 41 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 25 interrupts (listed in Table 4-2 on page 42).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Note: In Table 4-2 on page 42 interrupts not listed are reserved.

Exception Type	Position	Priority ^a	Description	
-	0	-	Stack top is loaded from first entry of vector table on reset.	
Reset	1 -3 (highest) Invoked on power up and warm reset. On first instruction, druption priority (and then is called the base level of activation). This asynchronous.			
Non-Maskable Interrupt (NMI)	2	-2	-2 Cannot be stopped or preempted by any exception but reset. This is asynchronous.	
			An NMI is only producible by software, using the NVIC Interrupt Control State register.	
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.	
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.	
			The priority of this exception can be changed.	
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.	
			You can enable or disable this fault.	
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.	
-	7-10	-	Reserved.	
SVCall	11	settable	System service call with SVC instruction. This is synchronous.	

Table 4-1. Exception Types

Exception Type	Position	Priority ^a	Description
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 42 lists the interrupts on the LM3S8730 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
6	UART1
7	SSI0
8	12C0
18	Watchdog timer
19	Timer0 A
20	Timer0 B
21	Timer1 A
22	Timer1 B
23	Timer2 A
24	Timer2 B
28	System Control
29	Flash Control
30	GPIO Port F
31	GPIO Port G
35	Timer3 A
36	Timer3 B
39	CANO
42	Ethernet Controller
43	Hibernation Module
44-47	Reserved

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram





5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 44. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 50 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 475 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 45. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The TRST pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When TRST is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while TRST is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 47.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.


5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 47. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 50.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 169) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 179) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 180) have been set to 1.

Recovering a "Locked" Device

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the \overline{RST} signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

12. Release the RST signal.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 49. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Run Test Idle, Run Test Idle, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.

- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 50. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 53 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 53 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 53 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 53 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 52 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 52 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 52. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 53. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 53. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual.*

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 54
- Local control, such as reset (see "Reset Control" on page 54), power (see "Power Control" on page 57) and clock control (see "Clock Control" on page 57)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 59

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see " \overline{RST} Pin Assertion" on page 54.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 55.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 55.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 56.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 56.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 RST Pin Assertion

The external reset pin (\mathbb{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 43). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 20-11 on page 477.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the \overline{RST} input may be used with the circuit as shown in Figure 6-1 on page 55.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 20-12 on page 478.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external \overline{RST} input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 20-13 on page 478.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 59). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 20-14 on page 478.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 20-15 on page 478.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the LDO Power Control (LDOPCTL) register.

Note: The use of the LDO is optional. The internal logic may be supplied by the on-chip LDO or by an external regulator. If the LDO is used, the LDO output pin is connected to the VDD25 pins on the printed circuit board. The LDO requires decoupling capacitors on the printed circuit board. If an external regulator is used, it is strongly recommended that the external regulator supply the controller only and not be shared with other devices on the printed circuit board.

6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in page 70 on page ?.
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 30%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.
- External Real-Time Oscillator: The external real-time oscillator provides a low-frequency, accurate clock reference. It is intended to provide the system with a real-time clock source. The real-time oscillator is part of the Hibernation Module ("Hibernation Module" on page 111) and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (sysclk), is derived from any of the four sources plus two others: the output of the internal PLL, and the internal oscillator divided by four ($3 \text{ MHz} \pm 30\%$). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

page 70 on page ? describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 74). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

page 70 on page ? describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration** (**RCC**) register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 70 and page 75).

6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 20-5 on page 468). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep

the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Hibernate Mode. In this mode, the power supplies are turned off to the main part of the device and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the device back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running

code. It can determine that it has been restarted from Hibernate mode by inspecting the Hibernation module registers.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS**) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 60 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	62
0x004	DID1	RO	-	Device Identification 1	78
0x008	DC0	RO	0x00FF.003F	Device Capabilities 0	80
0x010	DC1	RO	0x0100.30DF	Device Capabilities 1	81
0x014	DC2	RO	0x000F.1013	Device Capabilities 2	83
0x018	DC3	RO	0x0300.0000	Device Capabilities 3	85
0x01C	DC4	RO	0x5100.007F	Device Capabilities 4	86
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	64
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	65
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	106

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	107
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	109
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	66
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	67
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	68
0x05C	RESC	R/W	-	Reset Cause	69
0x060	RCC	R/W	0x07A0.3AD1	Run-Mode Clock Configuration	70
0x064	PLLCFG	RO	-	XTAL to PLL Translation	74
0x070	RCC2	R/W	0x0780.2800	Run-Mode Clock Configuration 2	75
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	88
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	94
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	100
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	90
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	96
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	102
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	92
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	98
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	104
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	77

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

Device Identification 0 (DID0) Base 0x400F.E000 Offset 0x000 Type RO, reset 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 eserved VER CLASS reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MAJOR MINOR Туре RO Reset Bit/Field Name Type Reset Description 31 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 30:28 VER RO 0x1 **DID0** Version This field defines the DID0 register format version. The version number is numeric. The value of the VER field is encoded as follows: Value Description 0x1 First revision of the DID0 register format, for Stellaris® Fury-class devices. 27:24 RO 0x0 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 23:16 CLASS RO 0x1 **Device Class** The CLASS field value identifies the internal design from which all mask sets are generated for all devices in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR or MINOR fields require differentiation from prior devices. The value of the CLASS field is encoded as follows (all other encodings are reserved): Value Description Stellaris® Sandstorm-class devices. 0x0

0x1 Stellaris® Fury-class devices.

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision
				This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)
Base 0x400F.E000 Offset 0x030 Type R/W, reset 0x0000.7FFD

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	г г		I	rese	rved	1	T	T	т	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Î	ì	r r		res	i erved		1	Ì	Î	1	Î	BORIOR	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name	d	Type RO		Reset 0x0	compa prese	are sho atibility rved ac	with futu ross a re	ire produ ead-mod	ne value ucts, the lify-write	value of	a reserv	•	
1			BORIO	ĸ	R/W		0	This b	it contr		a BOR e	event is s an interru	0		ontroller.	lf set, a
C)	reserved RO 0 Software should not compatibility with fut preserved across a				with futu	ire produ	ucts, the	value of	a reserv	•					

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The $\ensuremath{\texttt{VADJ}}$ field in this register adjusts the on-chip output voltage (V_OUT).

LDO Po Base 0x4			LDOPC	TL)												
Offset 0x0 Type R/W	034		000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			· ·		1	rese	erved	•	•	•			•	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		reser	ved	1	1		1		1	I ∨A	.DJ	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:6		reserved		RO		0	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the	value of	a reserv		
5:	0		VADJ		R/W		0x0	LDO (Output V	/oltage						
										the on-o are prov			ge. The	program	nming va	lues for
								Value	e V	OUT (V)						
								0x00	2	.50						
								0x01	2	.45						
								0x02	2	.40						
								0x03	2	.35						
								0x04	2	.30						
								0x05	2	.25						
								0x06-	-0x3F R	eserved						
								0x1B		.75						
								0x1C		.70						
								0x1D		.65						
								0x1E		.60						
								0x1F	2	.55						

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS) Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	<u>г г</u>		1 1		1	rese	rved	<u>ı ı</u>				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	, ,		reserved		1	1		PLLLRIS		rese	rved	Î	BORRIS	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:7		reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv	•	
6			PLLLRIS		RO		0	PLL L	ock Ra	w Interrup	t Statu	S				
								This b	it is set	when the	PLL T _I	_{READY} Tir	mer ass	erts.		
5:2	2		reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv	•	
1			BORRIS		RO		0	Browr	-Out R	eset Raw	Interru	pt Status				
								a brov from t	vn-out o he brow he IMC	e raw inter condition i n-out dete register is	s currei	ntly activ ircuit. An	e. This i interrup	s an uni t is repo	registere rted if the	d signal BORIM
0			reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv	•	

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

.,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ì	1			Ì	r r	eserved	1 1				1	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•	reserved		•	•		PLLLIM		rese			BORIM	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi			Name		Туре		Reset		scription							
31:	:7		reserved	d	RO		0	con	npatibility	ould not re with future cross a rea	e produ	icts, the v	alue of	a reserv		
6			PLLLIM	1	R/W		0	PLL	Lock Int	errupt Mas	sk					
								con	troller inte	ifies wheth errupt. If s vise, an inf	et, an i	nterrupt is	s genera	ated if ⊵		
5:2	2		reserved	d	RO		0	con	npatibility	ould not re with future cross a rea	e produ	icts, the v	alue of	a reserv		
1			BORIM	l	R/W		0	Bro	wn-Out F	Reset Inter	rupt Ma	ask				
								con	troller into	ifies wheth errupt. If s n interrupt	et, an i	nterrupt i	s genera			
0			reserved	d	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 66).

SHRM says: It is more than the contents of the RIS register ANDed with the the contents of the IMC register. This register latches a positive AND result and holds it until cleared by software. A straight combinatoric AND is insufficient. CR: What do we want to say in para?

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000

Offset 0x058

Type R/W1C, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1 1		1	rese	rved	1 1		1		1	1	
					1											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved		1			PLLLMIS		rese	rved	1	BORMIS	reserved
Turne	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	RO	RO	RO	RO	R/W1C	RO
Type Reset	0	0	0	0	0	0	0	0 RU	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	7		reserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv	•	
6		I	PLLLMIS		R/W1C		0	PLL L	ock Ma	sked Inter	rupt St	atus				
										when the F to this bit		_{EADY} time	r asserts	s. The in	terrupt is	cleared
5:2	2		reserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv	•	
1		l	BORMIS		R/W1C		0	BOR I	Masked	I Interrupt	Status					
								The B	ORMIS	is simply t	he BOR	ris ANE	Ded with	the ma	sk value,	BORIM.
0			reserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv	•	

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Base 0x4 Offset 0x0 Type R/W	05C)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	ved	•			•	LDO	SW	WDT	BOR	POR	EXT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:6	I	eserved		RO		0	compa	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	
5			LDO		R/W		-	LDO F	Reset							
										icates th eset eve		ircuit ha	s lost re	gulation	and has	5
4			SW		R/W		-	Softw	are Res	et						
								When	set, ind	icates a	software	e reset is	the cau	ise of th	e reset e	event.
3			WDT		R/W		-	Watch	ndog Tim	ner Rese	t					
								When	set, ind	icates a	watchdo	og reset	is the ca	use of t	ne reset	event.
2			BOR		R/W		-	Browr	n-Out Re	eset						
								When	set, ind	icates a	brown-o	ut reset	is the ca	ause of t	he reset	event.
1			POR		R/W		-	Powe	r-On Re	set						
								When	set, ind	icates a	power-o	n reset i	s the ca	use of th	ne reset	event.
0	1		EXT		R/W		-	Exterr	nal Rese	et						
									set, ind set ever	icates ar nt.	n externa	al reset (RST ass	sertion) i	s the ca	use of

Reset Cause (RESC) Base 0x400F.E000

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)
Base 0x400F.E000 Offset 0x060
Type R/W, reset 0x07A0.3AD1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		res	erved	1	ACG	ľ	SY	I SDIV	1	USESYSDIV			rese	rved	1	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	reserved	BYPASS	reserved		X	I TAL		osc	SRC	rese	rved	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	1	0	0	0	1
Bit/F	ield		Name		Туре	R	Reset	Descr	iption							
31:	28		reserved	I	RO	1	СС		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
27	7		ACG		R/W		0	Auto	Clock G	ating						
									•	fies whet				•		

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				The PLL VCO frequency is 400 MHz.
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)
				0x0 reserved reserved
				0x1 /2 reserved
				0x2 /3 reserved
				0x3 /4 50 MHz
				0x4 /5 40 MHz
				0x5 /6 33.33 MHz
				0x6 /7 28.57 MHz
				0x7 /8 25 MHz
				0x8 /9 22.22 MHz
				0x9 /10 20 MHz
				0xA /11 18.18 MHz
				0xB /12 16.67 MHz
				0xC /13 15.38 MHz
				0xD /14 14.29 MHz
				0xE /15 13.33 MHz
				0xF /16 12.5 MHz (default)
				When reading the Run-Mode Clock Configuration (RCC) register (see page 70), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.

Bit/Field	Name	Туре	Reset	Description
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:6	XTAL	R/W	0xB	Crystal Value
				This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below.
				Value Crystal Frequency (MHz) Not Crystal Frequency (MHz) Using Using the PLL the PLL
				0x0 1.000 reserved
				0x1 1.8432 reserved
				0x2 2.000 reserved
				0x3 2.4576 reserved
				0x4 3.579545 MHz
				0x5 3.6864 MHz
				0x6 4 MHz
				0x7 4.096 MHz
				0x8 4.9152 MHz
				0x9 5 MHz
				0xA 5.12 MHz
				0xB 6 MHz (reset value)
				0xC 6.144 MHz
				0xD 7.3728 MHz
				0xE 8 MHz
				0xF 8.192 MHz
5:4	OSCSRC	R/W	0x1	Oscillator Source
				Picks among the four input sources for the OSC. The values are:
				Value Input Source
				0x0 Main oscillator (default)
				0x1 Internal oscillator (default)
				0x2 Internal oscillator / 4 (this is necessary if used as input to PLL)
				0x3 reserved
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IOSCDIS	R/W	0	Internal Oscillator Disable
				0: Internal oscillator (IOSC) is enabled.
				1: Internal oscillator is disabled.

Bit/Field	Name	Туре	Reset	Description
0	MOSCDIS	R/W	1	Main Oscillator Disable
				0: Main oscillator is enabled.
				1: Main oscillator is disabled (default).

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 70).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

Type RO	, reset -																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		•			· ·		1	rese	rved		1			1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	C	I DD		Γ	r r		F	ı		r	1		· · · ·	R	r			
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31:	16	I	reserved		RO		0x0	compa	atibility v	vith futur	re produ	cts, the v	of a rese value of a operatior	a reserv				
15:	14		OD		RO		-	PLL OD Value This field specifies the value supplied to the PLL's OD input.										
								I his fi	eld spec	cifies the	e value s	upplied t	to the PL	L's OD	input.			
								Value	Descri									
								0x0	Divide	by 1								
								0x1	Divide	by 2								
								0x2	Divide	by 4								
								0x3	Reserv	/ed								
13	:5		F		RO		-	PLL F	Value									
								This fi	eld spec	ifies the	e value s	upplied t	to the PL	L's F in	out.			
4:	0		R		RO		-	PLL R	Value									
								This fi	eld spec	ifies the	e value s	upplied t	to the PL	.L's R in	put.			

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the RCC2 register occupy the same bit positions as they do within the RCC register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Offset 0x	00F.E000 070 /, reset 0x0	1780 28	00														
1300101	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	USERCC2	rese	erved		i i	SYS	DIV2	1			ì	Ì	reserved				
Туре	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserv		PWRDN2		BYPASS2			erved			OSCSRC2				rved		
Type Reset	RO 0	RO 0	R/W 1	RO 0	R/W 1	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
3	1	ι	JSERCC	2	R/W		0	Use R	CC2								
								When	set, ove	rrides th	ne RCC	register	fields.				
30:29 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.																	
28:	23	ę	SYSDIV2	2	R/W		0x0F	Syster	m Clock	Divisor							
								Specif PLL o		h diviso	r is usec	l to gene	erate the	system	clock fro	om the	
								The P	LL VCO	frequer	ncy is 40	0 MHz.					
								additio much the R(onal divis lower fre CC regis	sor value equencie ter sysi	es. This es during DIV enc	permits Deep S oding of	the syste the syste leep mo 111 prov provides	em clock de. For vides /16	to be ru example	un at , where	
22:	14		reserved		RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
1:	3	F	PWRDN2	2	R/W		1	Power	r-Down I	PLL							
								When	set, pov	vers dov	vn the P	LL.					
12	2		reserved		RO		0	compa	atibility w	ith futur/	e produ	cts, the v	of a rese value of a operatior	a reserv	•		
1'	1	E	BYPASS2	2	R/W		1	Bypas	s PLL								
							When set, bypasses the PLL for the clock source.										

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x0	System Clock Source
				Value Description
				0x0 Main oscillator (MOSC)
				0x1 Internal oscillator (IOSC)
				0x2 Internal oscillator / 4
				0x3 30 kHz internal oscillator
				0x7 32 kHz external oscillator
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000 Offset 0x144 Type R/W, reset 0x0780.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		reserved	1			DSDI	/ORIDE	ı ı				1	reserved				
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[1	1	1	reserved		T	1 1		[I DSOSCSR	r C		rese	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	
Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption								
31:2	29	ı	reserved	I	RO		0x0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of a operation	a reserv			
28:2	23	DS	DIVORI	DE	R/W		0x0F	Divide	r Field (Override							
								6-bit system divider field to override when Deep-Sleep occurs with PLL running.									
22:	7	I	reserved	I	RO		0x0	compa	atibility v	vith futur	re produ	cts, the	of a rese value of a operation	a reserv	•		
6:4	4	DS	SOSCSF	RC	R/W		0x0	Clock	Source								
								When	set, for	ces IOS	C to be o	clock sou	urce duri	ng Deep	Sleep r	node.	
								Value	Name	De	scriptior	า					
								0x0	NOOR	IDE No	overrid	e to the	oscillator	clock s	ource is	done	
								0x1	IOSC	Us	e interna	al 12 M⊦	Iz oscilla	tor as so	ource		
								0x3	30kHz	Us	e 30 kH	z interna	al oscillat	or			
								0x7	32kHz	Us	e 32 kH	z extern	al oscilla	tor			
3:(D	I	reserved	l	RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Device Identification 1 (DID1)

Base 0x400F.E000 Offset 0x004 Type RO, reset -

, ji ,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[1	I ER	1	·		AM	1		1 1	r	1	TNO	1 1					
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ĺ		PINCOUN	T T			reserved	i i	1		TEMP	r	Pł	l (G	ROHS	QL	IAL			
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO -	RO -			
Bit/F	ield		Name		Туре		Reset	Descr	iption										
31:	28		VER		RO		0x1	DID1	Version										
								is nur	neric. Th		of the V			ion. The led as fol					
								Value	Descri	ption									
								0x1 First revision of the DID1 register format, indicating a Stellaris Fury-class device.											
27:	24		FAM		RO		0x0	Family	/										
								Lumin	ary Mic		ct portfo	lio. The		ne device encoded					
								Value	Descri	ption									
								0x0		is family al part n				is, all dev 3S.	vices wi	th			
23:	16	I	PARTNC)	RO		0x63	Part N	lumber										
														ce within gs are re					
								Value	Descri	ption									
								0x63 LM3S8730											
15:	13	Р	INCOUN	IT	RO		0x2	Packa	ige Pin (Count									
														evice pacl reserved		ne value			
								Value	Descri	ption									
							0x2 100-pin package												

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Industrial temperature range (-40°C to 85°C)
4:3	PKG	RO	0x1	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 LQFP package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0) Base 0x400F.E000 Offset 0x008 Type RO, reset 0x00FF.003F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1 1		r r		I	I SRA	MSZ	Î	Ì	I	I	ĺ	Î	·]
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	ſ	r r		ı	I FLAS	I SHSZ	1	1	1	1	1	ı	
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1							
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16	:	SRAMSZ	2	RO	0:	x00FF	SRAM	1 Size							
								Indica	tes the s	size of th	ne on-ch	ip SRAN	/I memoi	ry.		
								Value 0x00l		cription B of SR	AM					
15	:0	F	FLASHSZ	Z	RO	0	x003F	Flash				:				
								Indica	tes the s	size of tr	ie on-cn	ip flash	memory.			
								Value		cription						
								0x00	3F 128	KB of Fla	ash					

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Base 0x400F.E000 Offset 0x010 Type RO, reset 0x0100.30DF 25 20 17 16 31 30 29 28 27 26 24 23 22 21 19 18 reserved CAN0 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MPU HIB PU WDT SWO SWD JTAG MINSYSDIV reserved reserved Туре RO 0 0 Reset 0 0 0 0 1 0 **Bit/Field** Description Name Туре Reset 31:25 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 24 CAN0 RO CAN Module 0 Present 1 When set, indicates that CAN unit 0 is present. Software should not rely on the value of a reserved bit. To provide 23:16 reserved RO 0 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:12 MINSYSDIV RO 0x3 System Clock Divider Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit. Value Description 0x3 Specifies a 50-MHz CPU clock with a PLL divider of 4. 11:8 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. MPU RO **MPU** Present 7 1 When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU. 6 HIB RO 1 Hibernation Module Present When set, indicates that the Hibernation module is present.

Device Capabilities 1 (DC1)

Bit/Field	Name	Туре	Reset	Description
5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
ſ		Î			1	res	erved	n r		i		I	TIMER3	TIMER2	TIMER1	TIMER			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1			
ſ	15	14 reserved	13	12 I2C0	11	10	9	8	7	6	5	4 SSI0	3 rese	2	1 UART1	0 UART			
Туре	RO	RO	RO	RO	RO	RO	RO	reserved RO	RO	RO	RO	RO	RO	RO	RO	RO			
leset	0	0	0	1	0	0	0	0	0	0	0	1	0	0	1	1			
Bit/Fi	eld		Name		Туре		Reset	Descri	ntion										
									•						_				
31:2	20	r	eserved		RO		0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operation	a reserv					
19)	-	TIMER3		RO		1	Timer 3 Present											
								When set, indicates that General-Purpose Timer module 3 is present.											
18	3	٦	TIMER2		RO		1	Timer 2 Present											
								When	set, ind	icates th	at Gene	eral-Purp	ose Tim	er modu	le 2 is p	resen			
17	,	7	TIMER1		RO		1	Timer	1 Prese	ent									
								When	set, ind	icates th	at Gene	eral-Purp	ose Tim	er modu	le 1 is p	resen			
16	5	-	TIMER0		RO		1	Timer	0 Prese	nt									
								When	set, ind	icates th	at Gene	eral-Purp	ose Tim	er modu	le 0 is p	resen			
15:1	13	r	eserved	l	RO		0	 When set, indicates that General-Purpose Timer module 0 is present Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation. 											
12	2		I2C0		RO		1	I2C Mo	odule 0	Present									
								When set, indicates that I2C module 0 is present.											
11:	5	r	eserved		RO		0	0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
4			SSI0		RO		1	SSI0 F	Present										
								When	set ind	icates th	at SSI r	nodule () is prese	ent					

Device Capabilities 2 (DC2)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x0300.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	resei	rved	т т т		CCP1	CCP0				rese	rved		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	, ,		г г		1	rese	rved	1 1					1	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F 31:2			Name reserved		Type RO	ļ	Reset 0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
25	5		CCP1		RO		1	CCP1	Pin Pre	esent							
										dicates th	at Capt	ure/Com	pare/PW	/M pin 1	is pres	ent.	
24	1		CCP0		RO		1	CCP0 Pin Present									
								When set, indicates that Capture/Compare/PWM pin 0 is present.									
23:	:0		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Type RO, reset 0x5100.007F 29 28 26 25 20 16 31 30 27 24 23 22 21 19 18 17 EPHY0 EMAC0 reserved E1588 reserved reserved reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 GPIOG GPIOF GPIOF GPIOD GPIOC GPIOB GPIOA reserved RO Туре 0 0 0 0 0 0 0 0 0 Reset 1 1 1 **Bit/Field** Description Name Туре Reset 31 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 30 EPHY0 RO 1 Ethernet PHY0 Present When set, indicates that Ethernet PHY module 0 is present. 29 RO 0 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 28 EMAC0 RO 1 Ethernet MAC0 Present When set, indicates that Ethernet MAC module 0 is present. 27:25 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. E1588 RO 24 1 1588 Capable When set, indicates that that EMAC0 is 1588-capable. 23:7 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. GPIOG RO **GPIO Port G Present** 6 1 When set, indicates that GPIO Port G is present. 5 GPIOF RO 1 **GPIO Port F Present** When set, indicates that GPIO Port F is present. GPIOE RO **GPIO Port E Present** 4 1 When set, indicates that GPIO Port E is present.

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C Type RQ, reset 0x5100.007F

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	RO	1	GPIO Port D Present When set, indicates that GPIO Port D is present.
2	GPIOC	RO	1	GPIO Port C Present When set, indicates that GPIO Port C is present.
1	GPIOB	RO	1	GPIO Port B Present When set, indicates that GPIO Port B is present.
0	GPIOA	RO	1	GPIO Port A Present When set, indicates that GPIO Port A is present.

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	100		40	·	-	· ·	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1	reserved			1	CAN0	CANO reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1		reserved		1			HIB	rese	erved	WDT		reserved			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31::	25	I	reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	. To provi ved bit sho			
24	4		CAN0		R/W	R/W 0			CAN0 Clock Gating Control									
															the unit re I and disa			
23	:7	I	reserved	l	RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	t. To provi ved bit sho			
6			HIB		R/W		0	HIB C	lock Ga	ting Con	trol							
									ceives a						odule. If s is unclock			
5:	4	I	reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	t. To provi ved bit sho			
3			WDT		R/W		0	WDT	Clock G	ating Co	ntrol							
								receiv	es a clo ed. If the	ck and fu	unctions	. Otherw	ise, the	unit is u	If set, the unclocked unit gene	and		

Run Mode Clock Gating Control Register 0 (RCGC0)

Bit/Field	Name	Туре	Reset	Description
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000 Offset 0x110

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

		x0000004					05						10	40		40
	31	30	29	28 reserved	27	26	25	24 CAN0	23	22	21	20 rese	19 I erved	18	17	16
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		reserved		1	•		HIB	rese	rved	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	25	I	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reserv	To provi ved bit sh	
24	4		CAN0		R/W		0	CAN0	Clock C	Bating Co	ontrol					
									This bit controls the clock gating for CAN unit 0. If set, the unit a clock and functions. Otherwise, the unit is unclocked and dis							
23	:7	ı	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reserv	To provi ved bit sh	
6	;		HIB		R/W		0	HIB C	lock Ga	ting Con	trol					
									ceives a		•	0			odule. If s is unclock	
5:	4	I	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reserv	. To provi ved bit sh	
3	5		WDT		R/W		0	WDT	Clock G	ating Co	ntrol					
								receiv	es a clo ed. If the	ck and fi	unctions	. Otherw	vise, the	unit is u	If set, the inclocked unit gene	l and

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

fset 0x	100F.E00 120 V, reset 0	x0000004	40													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	'	reserved				CAN0		•		rese	erved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	reserved		1	1	1	HIB	rese	l rved	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	25		reserved	t	RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reser\	t. To provi ved bit sh	
24	4		CAN0		R/W		0	CANO	Clock C	Gating C	ontrol					
									This bit controls the clock gating for CAN unit 0. If set, the unit re a clock and functions. Otherwise, the unit is unclocked and disa							
23	:7		reserved	t	RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reserv	t. To provi ved bit sh	
6	5		HIB		R/W		0	HIB C	lock Ga	ting Con	trol					
									eceives a		•	•			odule. If s is unclock	
5:	4		reserved	ł	RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reserv	t. To provi ved bit sh	
3	3		WDT		R/W		0	WDT	Clock G	ating Co	ntrol					
								receiv	es a clo ed. If the	ck and f	unctions	. Otherw	vise, the	unit is u	If set, the unclocked unit gen	l and

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Bit/Field	Name	Туре	Reset	Description
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x2 Type R/W	104	0 000000000000000000000000000000000000))													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					ľ	re	served						TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		12C0			1	reserved				SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descri	ption							
31:2	20	re	eserved		RO		0	compa	atibility w	ith futur/	e produ	cts, the v	of a rese alue of a operation	a reserv	•	
19	9	Т	IMER3		R/W		0	Timer	3 Clock	Gating	Control					
								lf set, t uncloc	the unit ked and	receives	a clock d. If the	and fun	eneral-P ictions. (nclocke	Otherwis	e, the u	nit is
18	3	Т	IMER2		R/W		0	Timer	2 Clock	Gating	Control					
								lf set, t uncloc	the unit ked and	receives	a clock d. If the	and fun	eneral-P ictions. (nclocke	Otherwis	e, the u	nit is
17	7	Т	IMER1		R/W		0	Timer	1 Clock	Gating	Control					
								lf set, t uncloc	the unit ked and	receives	a clock d. If the	and fun	eneral-P ictions. (nclocke	Otherwis	e, the u	nit is
16	3	Т	IMER0		R/W		0	Timer	0 Clock	Gating	Control					
								lf set, t uncloc	the unit ked and	receives	a clock d. If the	and fun	eneral-P ictions. (nclocke	Dtherwis	e, the u	nit is

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate

a bus fault.

Base 0x400F.E000 Offset 0x114

+ 0.,00000000

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W	, reset ()x00000000)													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						res	erved	· · ·					TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0	1		1	reserved				SSI0	rese		UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption							
31:2	20	re	eserved		RO		0	compa	tibility v	vith futur	e produo	cts, the v	of a rese value of a operation	a reserve	•	
19)	Т	IMER3		R/W		0	Timer	3 Clock	Gating (Control					
								lf set, t uncloc	he unit ked and	receives	a clock d. If the	and fur	eneral-Ponctions. Conclocked	Dtherwis	e, the ur	nit is
18	3	Т	IMER2		R/W		0	Timer	2 Clock	Gating (Control					
								lf set, t uncloc	he unit ked and	receives	a clock d. If the	and fur	eneral-Potions. Conclocked	Dtherwis	e, the ur	nit is
17	,	Т	IMER1		R/W		0	Timer	1 Clock	Gating (Control					
								lf set, t uncloc	he unit ked and	receives	a clock d. If the	and fur	eneral-Po actions. (anclocked	Dtherwis	e, the ur	nit is

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x124 Type R/W, reset 0x0000000 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 31 TIMER2 TIMER1 TIMER0 TIMER3 reserved Туре RO R/W R/W R/W R/W 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 3 2 0 7 4 1 12C0 SSI0 UART1 UART0 reserved reserved reserved RO RC RO R/W RO RO RO RO RO RO RO R/W RO RO R/W R/W Туре 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Type Reset 31.20 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. R/W 19 TIMER3 0 **Timer 3 Clock Gating Control** This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. TIMER2 R/W 0 Timer 2 Clock Gating Control 18 This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. 17 TIMER1 R/W 0 Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x400F.E000 Offset 0x108 Type R/W, reset 0x0000000																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved	EPHY0	reserved	EMAC0	ſ		1	reserved									
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					reserved					GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/Field		Name			Туре		Reset	Description									
31	I	reserved		RO		0	Software should not rely on the value of a rese compatibility with future products, the value of preserved across a read-modify-write operation						a reserved bit should be				
30)		EPHY0		R/W		0	PHY0	Clock C	Sating Co	ontrol						
This bit controls receives a clock disabled. If the a bus fault.				ck and fu	unctions	. Otherw	vise, the	unit is u	nclocke	d and							
29	9	I	reserved		RO		0	compa	atibility v	uld not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be ross a read-modify-write operation.							
28	3		EMAC0		R/W		0	MACO) Clock (Gating C	ontrol						
							This bit controls the clock gating for Ethernet N receives a clock and functions. Otherwise, the disabled. If the unit is unclocked, reads or write a bus fault.				vise, the	unit is u	nclocke	d and			
27:	:7	I	reserved		RO		0	0 Software should not rely on the value of compatibility with future products, the va preserved across a read-modify-write op				value of a reserved bit should be					
6			GPIOG		R/W		0	Port G	Clock	Gating C	ontrol						
								clock	and fund	ols the clo ctions. O locked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If	

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If

the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

set 0x	00F.E000 118 /, reset 0x		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0	1		1	1		rese	rved			1	1	
Туре	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved				1	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
10001	0	0	Ŭ	0	0	Ū	Ū	Ũ	Ū	Ū	Ŭ	Ũ	Ū	Ŭ	Ŭ	Ū
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31		I	reserved		RO		0 Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•			
30	0		EPHY0		R/W		0	PHY0	Clock	Gating Co	ontrol					
								receiv	es a clo ed. If th	ols the clo ock and fo e unit is u	unctions	. Otherv	vise, the	unit is u	nclocke	d and
29	9	I	reserved		RO		0	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.								
28	8		EMAC0 R/W 0 MAC0 Clock Gating Control													
								receiv	es a clo ed. If th	bls the clo bock and fi e unit is u	unctions	. Otherv	vise, the	unit is u	nclocke	d and
27:7 reserved RO 0 Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserved preserved across a read-modify-write operation.								•								

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Offset 0x128

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/V	V, reset 0	<0000000	00															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved	EPHY0	reserved	EMAC0			1	•		rese	rved	•		•	•			
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1		reserved		1	1	1	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Field Name Type Reset Descrip					iption													
3	31		reserved RO 0						Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
3	0		EPHY0		R/W		0	PHY0	Clock (Gating C	ontrol							
								receiv	es a clo ed. If the	ols the clo ock and f e unit is u	unctions	. Otherw	vise, the	unit is u	nclocke	d and		
2	9	I	reserved		RO		0	Software should not rely on the value of a reserved compatibility with future products, the value of a res preserved across a read-modify-write operation.					a reserv					
2	8		EMAC0		R/W		0	MACO	IAC0 Clock Gating Control									
							This bit controls the clock gating for Ethernet receives a clock and functions. Otherwise, th disabled. If the unit is unclocked, reads or writ a bus fault.						vise, the	unit is u	nclocke	d and		
27	':7	reserved RO 0 Software should not rely on the value of a reserved bit compatibility with future products, the value of a reserv preserved across a read-modify-write operation.						•										

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	reserved	· ·		1	CAN0				rese	rved		1			
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		'	1		reserved		1			HIB	rese	erved	WDT		reserved	•		
Туре	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO	R/W	RO	RO	R/W	RO 0	RO	RO		
Reset	0	0	U	U	0	U	U	U	0	0	0	0	0	0	0	0		
Bit/Fi	ield		Name		Туре		Reset	Descr	intion									
Bitt			Hamo		.)po		10000	2000	puon									
31:2	25		reserved	1	RO		0	Software should not rely on the value of a reserved compatibility with future products, the value of a reserved across a read-modify-write operation.						a reserv				
24	1		CAN0		R/W		0	0 CAN0 Reset Control										
								Reset control for CAN unit 0.										
23:	7		reserved	1	RO		0	compa	atibility v	ith futur	e produ	cts, the v		a reserv	it. To provide rved bit should be			
6			HIB		R/W		0	HIB R	eset Co	ntrol								
								Reset	control	for the H	libernati	on modu	ule.					
5:4	4		reserved	1	RO		0					cts, the v	value of a reserved bit. To provide s, the value of a reserved bit should be -write operation.					
3			WDT		R/W		0	WDT Reset Control										
								Reset	control	for Watc	hdog ur	nit.						
2:0	2:0 reserved RO 0				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1 1			· · ·	res	erved	•	· · ·				TIMER3	TIMER2	TIMER1	TIMER0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved		I2C0	•		1	reserved	, , ,			SSI0	rese	rved	UART1	UART0			
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0			
Bit/F	eld		Name		Туре		Reset	Descr	iption										
31:2	20	r	eserved		RO		0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
19)	r	TIMER3		R/W		0	Timer	3 Reset	Control									
								Reset	control f	for Gene	ral-Purp	oose Tin	ner modu	ule 3.					
18	}	T	TIMER2		R/W		0	Timer	2 Reset	Control									
								Reset	control f	for Gene	ral-Purp	oose Tin	ner modu	ule 2.					
17	,	1	TIMER1		R/W		0	Timer 1 Reset Control											
								Reset control for General-Purpose Timer module 1.											
16	6	T	TIMER0		R/W		0	Timer	0 Reset	Control									
								Reset	control f	for Gene	ral-Purp	oose Tin	ner modu	ule 0.					
15:'	13	r	eserved		RO		0	compa	are shou atibility w rved acro	ith futur	e produ	cts, the v	value of	a reserv					
12	2		I2C0		R/W		0	12C0 F	Reset Co	ontrol									
								Reset	control f	for I2C u	nit 0.								
11:	5	r	eserved		RO		0	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.											
4			SSI0		R/W		0	SSI0 Reset Control											
								Reset control for SSI unit 0.											
3:2	2	r	eserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.											
1		I	UART1		R/W		0	UART	1 Reset	Control									
								Reset	control f	for UAR	Γunit 1.								

Bit/Field	Name	Туре	Reset	Description		
0	UART0	R/W	0	UART0 Reset Control		
				Reset control for UART unit 0.		

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

J 1 ⁻²	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved	EPHY0	reserved	ad EMACC RO RO													
Type Reset	RO 0	R/W 0	RO 0													RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		l			reserved		1	1		GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0													R/W 0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
3	1	r	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v	alue of	a reserv			
30	0		EPHY0		R/W		0	PHY0	Reset C	Control							
								Reset	control	for Ethe	rnet PH	Y unit 0.					
29	9	compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.															
28	8																
								Reset	control	for Ethe	rnet MA	C unit 0.					
27	:7	r	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v	alue of	a reserv			
6	5		GPIOG		R/W		0	Port G	Reset	Control							
								Reset	control	for GPIC) Port G						
5	5		GPIOF		R/W		0	Port F	Reset (Control							
								Reset	control	for GPIC) Port F.						
4	ŀ		GPIOE		R/W		0	Port E	Reset	Control							
								Reset	control	for GPIC) Port E.						
3	3		GPIOD		R/W		0	Port D	Reset	Control							
								Reset	control	for GPIC	Port D						
2	2		GPIOC		R/W		0	Port C	Reset	Control							
								Reset	control	for GPIC	Port C						
1			GPIOB		R/W		0	Port E	Reset (Control							
								Reset	control	for GPIC) Port B						

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Reset Control
				Reset control for GPIO Port A.

7 Hibernation Module

The Hibernation Module manages removal and restoration of power to the rest of the microcontroller to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation Module remaining powered. Power can be restored based on an external signal, or at a certain time using the built-in real-time clock (RTC). The Hibernation module can be independently supplied from a battery or an auxillary power supply.

The Hibernation module has the following features:

- Power-switching logic to discrete external regulator
- Dedicated pin for waking from an external signal
- Low-battery detection, signalling, and interrupt generation
- 32-bit real-time counter (RTC)
- Two 32-bit RTC match registers for timed wake-up and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
- RTC predivider trim for making fine adjustments to the clock rate
- 64 32-bit words of non-volatile memory
- Programmable interrupts for RTC match, external wake, and low battery events

7.1 Block Diagram




Figure 7-1. Hibernation Module Block Diagram

7.2 Functional Description

The Hibernation module controls the power to the processor with an enable signal (HIB) that signals an external voltage regulator to turn off. The Hibernation module power is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (VDD) or the battery/auxilliary voltage source (VBAT). A voting circuit indicates the larger and an internal power switch selects the appropriate voltage source. The Hibernation module also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin (WAKE) is asserted, or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low, and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specifed at $t_{\text{HIB TO VDD}}$ maximum) plus the normal chip POR (see "Hibernation Module" on page 473).

7.2.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is $t_{HIB_REG_WRITE}$, therefore software must guarantee that a delay of $t_{HIB_REG_WRITE}$ is inserted between back-to-back writes to certain Hibernation registers, or between a write followed by a read to those same registers. There is no

restriction on timing for back-to-back reads from the Hibernation module. Refer to "Register Descriptions" on page 117 for details about which registers are subject to this timing restriction.

7.2.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature will not be used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the xosco and xosc1 pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. To use a more precise clock source, a 32.768-kHz oscillator can be connected to the xosc0 pin.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by setting the CLKSEL bit to 0 for a 4.194304-MHz clock source, and to 1 for a 32.768-kHz clock source. If the bit is set to 0, the input clock is divided by 128, resulting in a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of t_{XOSC_SETTLE} after setting the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.

7.2.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage becomes too low. When this happens, an interrupt can be generated. The module can also be configured so that it will not go into Hibernate mode if the battery voltage is too low.

Note that the Hibernation module draws power from whichever source (VBAT or VDD) has the higher voltage. Therefore, it is important to design the circuit to ensure that VDD is higher that VBAT under nominal conditions or else the Hibernation module draws power from the battery even when VDD is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBRIS** register will be set when the battery level is low. If the VABORT bit is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 114).

7.2.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 113). The 32.768-kHz clock signal is fed into a predivider register which counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate, and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from hibernation mode, or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust

113

the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 114).

7.2.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory which are retained during hibernation. This memory is powered from the battery or auxillary power supply during hibernation. The processor software can save state information in this memory prior to hibernation, and can then recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

7.2.6 Power Control

The Hibernation module controls power to the processor through the use of the HIB pin, which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V and/or 2.5 V to the microcontroller. When the HIB signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller. The Hibernation module remains powered from the VBAT supply, which could be a battery or an auxillary power source. Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external WAKE pin, or by using an RTC match.

The Hibernation module is configured to wake from the external \overline{WAKE} pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits can be set prior to going into hibernation. The \overline{WAKE} pin includes a weak internal pull-up. Note that both the \overline{HIB} and \overline{WAKE} pins use the Hibernation module's internal power supply as the logic 1 reference.

When the Hibernation module wakes, the microcontroller will see a normal power-on reset. It can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 114) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 114).

When the $\rm \overline{HIB}$ signal deasserts, enabling the external regulator, the external regulator must reach the operating voltage within t_{HIB TO VDD}.

7.2.7 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **HIBMIS** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **HIBIM** register. Pending interrupts can be cleared by writing the corresponding bit in the **HIBIC** register.

7.3 Initialization and Configuration

The Hibernation module can be configured in several different combinations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always show bit 2 (CLKSEL) of the **HIBCTL** register set to 1. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32 kHz and is asynchronous to the rest of the system, software must allow a delay of $t_{\text{HIB}_\text{REG}_\text{WRITE}}$ after writes to certain registers (see "Register Access Timing" on page 112). The registers that require a delay are denoted with a footnote in Table 7-1 on page 116.

7.3.1 Initialization

The clock source must be enabled first, even if the RTC will not be used. If a 4.194304-MHz crystal is used, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait for a time of t_{XOSC_SETTLE} for the crystal to power up and stabilize before performing any other operations with the Hibernation module.

If a 32.678-kHz oscillator is used, then perform the following steps:

- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- 2. No delay is necessary.

The above is only necessary when the entire system is initialized for the first time. If the processor is powered due to a wake from hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

7.3.2 RTC Match Functionality (No Hibernation)

The following steps are needed to use the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- 4. Write 0x0000.0041 to the HIBCTL register at offset 0x010 to enable the RTC to begin counting.

7.3.3 RTC Match/Wake-Up from Hibernation

The following steps are needed to use the RTC match and wake-up functionality of the Hibernation module:

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.

115

4. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

7.3.4 External Wake-Up from Hibernation

The following steps are needed to use the Hibernation module with the external \overline{WAKE} pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

7.3.5 RTC/External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- 4. Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

7.4 Register Map

Table 7-1 on page 116 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 112.

Offset	Name	Туре	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	118
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	119
0x008	HIBRTCM1	R/W	0xFFFF.FFFF	Hibernation RTC Match 1	120
0x00C	HIBRTCLD	R/W	0xFFFF.FFFF	Hibernation RTC Load	121
0x010	HIBCTL	R/W	0x0000.0000	Hibernation Control	122
0x014	НІВІМ	R/W	0x0000.0000	Hibernation Interrupt Mask	124
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	125
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	126
0x020	HIBIC	R/W1C	0x0000.0000	Hibernation Interrupt Clear	127
0x024	HIBRTCT	R/W	0x0000.7FFF	Hibernation RTC Trim	128
0x030- 0x12C	HIBDATA	R/W	0x0000.0000	Hibernation Data	129

Table 7-1. Hibernation Module Register Map

7.5 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.

Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

Hibernation RTC Counter (HIBRTCC) Base 0x400F.C000 Offset 0x000 Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RTCC RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RTCC Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:0 RTCC RO 0x0000.0000 RTC Counter

A read returns the 32-bit counter value. This register is read-only. To change the value, use the **HIBRTCLD** register.

Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.

Hibernation RTC Match 0 (HIBRTCM0) Base 0x400F.C000 Offset 0x004 Type R/W, reset 0xFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	r	1	г т			RT	I I CM0			I	I	1	I	i
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	Ì				1 I	RT				Ì	r	ſ	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	:0		RTCM0		R/W	0xFF	FF.FFFF	RTCI	Match 0							
								A writ	e loads t	he value	e into the	e RTC m	atch reg	jister.		

A read returns the current match value.

Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.

Hibernation RTC Match 1 (HIBRTCM1) Base 0x400F.C000

Offset 0x008 Type R/W, reset 0xFFF.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	г т 1		т т	RT	I I CM1			1	ı 1	1	r	r		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			•	•				RT	CM1	I	•	•	, ,	•		•		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
Bit/F	ield		Name		Туре	F	Reset	Descr	ription									
31:	0		RTCM1		R/W	0xFF	FF.FFF	RTC	Match 1									
								.FFFF RTC Match 1 A write loads the value into the RTC match register.										

A read returns the current match value.

Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C

This register is the 32-bit value loaded into the RTC counter.

Hibernation RTC Load (HIBRTCLD)

Base 0x4 Offset 0x0 Type R/W	00C		FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	ſ	г т 1		ı r	RT			ſ	I	r 1	1	ſ	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•		ı ı ı			RT				I	1	I	I	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0		RTCLD		R/W	0xFF	FF.FFFF	RTCL	oad							
								A write	e loads t	he curre	ent value	into the	RTC co	ounter (R	TCC).	

A read returns the 32-bit load value.

Register 5: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module.

Hibernation Control (HIBCTL)

Base 0x400F.C000 Offset 0x010 Type R/W, reset 0x0000.0000

i ype i v w	, 16361 0		00													
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•							rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved		1	1	VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa		ith futur/	e produ	cts, the v	alue of a	a reserv	. To prov ed bit sh	
7		Ň	VABORT		R/W		0	Powe	r Cut Ab	ort Enab	le					
								0: Pov	ver cut c	occurs du	uring a lo	ow-batte	ry alert			
								1: Pov	ver cut is	s aborte	d					
6	i	CLK32EN R/W 0 32-kHz Oscillator Enable 0: Disabled														
		0: Disabled														
								1: Ena	abled							
								used,		tware sh	nould wa	it 20 ms			e. If a cr s bit to al	
5		LC	OWBATE	N	R/W		0	Low B	attery M	lonitoring	g Enable	9				
								0: Dis	abled							
								1: Ena	abled							
								When	set, low	battery	voltage	detectio	n is enal	bled.		
4		I	PINWEN		R/W		0	Exterr	nal WAKE	Pin Ena	able					
								0: Dis	abled							
								1: Ena	abled							
								When	set, an	external	event o	n the \overline{WA}	<u>स्</u> ह pin w	/ill re-po	wer the	device.
3	i	F	RTCWEN		R/W		0	RTC \	Wake-up	Enable						
								0: Dis	abled							
								1: Ena	abled							
								device	-	on the R		•		,	re-powe correspo	

LM3S8730 Microcontroller

www.DataSheet4U.com

Bit/Field	Name	Туре	Reset	Description
2	CLKSEL	R/W	0	Hibernation Module Clock Select
				0: Use Divide by 128 output. Use this value for a 4-MHz crystal.
				1: Use raw output. Use this value for a 32-kHz oscillator.
1	HIBREQ	R/W	0	Hibernation Request
				0: Disabled
				1: Hibernation initiated
				After a wake-up event, this bit is cleared by hardware.
0	RTCEN	R/W	0	RTC Timer Enable
				0: Disabled
				1: Enabled

Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources.

Hibernation Interrupt Mask (HIBIM) Base 0x400F.C000 Offset 0x014 Type R/W, reset 0x0000.0000

11	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1					rese	rved			1		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		, , , , , , , , , , , , , , , , , , ,	rese	rved					1	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	4		reserved		RO	0x0	00.0000	Softwa	are shou	ıld not re	elv on th	e value o	of a rese	erved bit.	To prov	ride
• • •	•					0/10								a reserv		
								preser	ved acr	oss a re	ad-modi	ify-write	operatio	n.		
3			EXTW		R/W		0	Extern	al Wake	-Un Inte	errupt M	ask				
Ũ			L /(111		1011		0			op inte	maptin	uon				
								0: Mas	sked							
								1: Unr	nasked							
2			LOWBAT		R/W		0	Low B	attery V	oltage Ir	terrunt	Mask				
2			20110/11		1000		Ū		-	onagen	iteriupt	Maon				
								0: Mas	sked							
								1: Unr	nasked							
1			RTCALT1		R/W		0	RTC A	Alert1 Int	errunt M	lask					
•							0			onaptii						
								0: Mas	кеа							
								1: Unr	nasked							
0		I	RTCALTO)	R/W		0	RTC A	Alert0 Int	errupt N	lask					
								0: Mas	sked							
								1.1100	nasked							
								i. oni	naskeu							

Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources.

Hibernation Raw Interrupt Status (HIBRIS)

Base 0x400F.C000

Offset 0x018 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	r 1	1		r r	rese	rved	r i		1	I	ĺ		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	I RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
									_		_					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved					•	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:4		reserved	I	RO	0x0	00.000	compa	atibility w	ith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
3			EXTW		RO		0	Extern	nal Wake	e-Up Rav	v Interr	upt Statu	S			
2			LOWBAT	г	RO		0	Low B	attery V	oltage R	aw Inte	rrupt Sta	tus			
1			RTCALT	1	RO		0	RTC A	Alert1 Ra	aw Interr	upt Sta	tus				
0			RTCALT	D	RO		0	RTC A	Alert0 Ra	aw Interr	upt Sta	tus				

Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•			rese	erved						EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	t/Field Name 31:4 reserved		Type RO		Reset 00.0000	compa	are shou atibility w		e produo	cts, the v	alue of	erved bit. a reserv n.	•			
3			EXTW		RO		0	Exterr	nal Wake	e-Up Ma	sked Inte	errupt S	tatus			
2		I	LOWBAT	-	RO		0	Low B	attery V	oltage M	asked li	nterrupt	Status			
1		F	RTCALT	1	RO		0	RTC A	Alert1 Ma	asked In	terrupt S	Status				
0		F	RTCALT)	RO		0	RTC A	Alert0 Ma	asked In	terrupt S	Status				

Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources.

Offset 0x0 Type R/W	020	et 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			т т	rese	rved		1			r	1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•		res	served				•		EXTW	LOWBAT	RTCALT1	RTCALT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:4	I	reserved	1	RO	0x(000.0000	compa	atibility w	ith futur/	ely on the e produe ad-modi	cts, the v	alue of	a reserv	•	
3			EXTW		R/W1C		0			•	sked Int	•	lear			
				_							erminate					
2		l	OWBAT		R/W1C		0			U	lasked li erminate		Clear			
1		F	RTCALT	1	R/W1C		0				iterrupt (
											erminate					
0		F	RTCALT	D	R/W1C		0	RTC A	Alert0 Ma	asked In	iterrupt (Clear				
								Reads	s return a	an indet	erminate	e value.				

Hibernation Interrupt Clear (HIBIC)

Base 0x400F.C000

Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as $0x7FFF \pm N$ clock cycles.

Hibernation RTC Trim (HIBRTCT)

Base 0x400F.C000 Offset 0x024 Type R/W, reset 0x0000.7FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved		1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				T	I TF	I RIM	r	1	1		1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ïeld		Name		Туре	F	Reset	Descr	iption							
31:	31:16 reserved RO 0x0				x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.										
15	:0		TRIM		R/W	0:	x7FFF	F RTC Trim Value								
								This value is loaded into the RTC predivider every 64 s to adjust the RTC rate to account for drift and inaccu								

This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. The compensation is made by software by adjusting the default value of 0x7FFF up or down.

Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and will not lose power during a power cut operation.

Hiberna	tion Da	ata (HIE	BDATA))													
Base 0x40 Offset 0x0 Type R/W	30-0x12	С	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ĺ		1	I	r r		r r	R	I TD I	l .	1 1		1	l .	I	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1	1				R	I TD I							1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	eld		Name		Туре	I	Reset	Descr	iption								
31:	0		RTD		R/W	0x0	000.000	Hiberi	nation M	odule N	V Regist	ers[63:0	0]				


Ціь -+:-

8 Internal Memory

The LM3S8730 microcontroller comes with 64 KB of bit-banded SRAM and 128 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

8.1 Block Diagram

Figure 8-1. Flash Block Diagram



8.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

8.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

8.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 481 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

8.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

8.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two pairs of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 8-1 on page 132.

FMPPEn	FMPREn	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

Table 8-1. Flash Protection Policy Combinations

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 133.

8.3 Flash Memory Initialization and Configuration

8.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

8.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

8.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the **ERASE** bit is cleared.

8.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared.

8.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by the user and there is no mechanism for the user to erase them back to a 1 value.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 8-2 on page 133 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

Table 8-2. Flash Resident Registers^a

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris[®] device.

8.4 Register Map

Table 8-3 on page 133 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table	8-3.	Flash	Register	Мар
-------	------	-------	----------	-----

Offset	Name	Type Reset Description		Description	See page
Flash Cor	ntrol Offset				
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	135

133

Offset	Name	Туре	Reset	Description	See page
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	136
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	137
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	139
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	140
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	141
System C	ontrol Offset				
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	143
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	143
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	144
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	144
0x140	USECRL	R/W	0x31	USec Reload	142
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	145
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	146
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	147
0x204	FMPRE1	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 1	148
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	149
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	150
0x404	FMPPE1	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 1	151
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	152
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	153

8.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

25 16 30 29 28 27 26 24 23 22 20 18 17 31 21 19 OFFSET reserved Туре RO R/W 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 6 5 3 2 14 11 9 8 7 4 1 0 OFFSET Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:17 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 16:0 OFFSET R/W 0x0 Address Offset Address offset in flash where operation is performed, except for

Address offset in flash where operation is performed, except for nonvolatile registers (see "Nonvolatile Register Programming" on page 133 for details on values for this field).

Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000.0000

September	02,	2007	
•			

135

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Base 0x4 Offset 0x0	Flash Memory Data (FMD) Base 0x400F.D000 Offset 0x004 Type R/W, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1	1	1 1 1		1	DA	ATA	1	T	1	1 1	r	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	n r 1		1	DA	I ATA	1	T	1	1	T	T	
Туре	R/W	R/W	R/W	R/W	I I R/W	R/W	R/W	DA R/W	I ATA I R/W	R/W	R/W	R/W	I R/W	R/W	R/W	R/W
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	I I R/W 0	R/W 0	R/W 0			R/W 0	R/W 0	R/W 0	I R/W 0	R/W 0	R/W 0	R/W 0
	0					0		R/W	R/W 0							
Reset	o ïeld		0		0	0	0	R/W 0	R/W 0							
Reset Bit/F	o ïeld		⁰ Name		о Туре	0	0 Reset	R/W 0 Descr Data V	R/W 0 iption Value	0		0				

September 02, 2007 www.DataSheet4U.com

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 135). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 136) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash N Base 0x4 Offset 0x Type R/W	00F.D0 008	00		FMC)													
	31	30		29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	I				I	I WR	I KEY		1		1	1 1		
Туре	WO	WC) \	NO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14		13	12	11	10	9	8	7	6	5	4	3	2	1	0
							res	erved		1				COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Na	ame		Туре		Reset	Descr	ription							
31:	16		WR	KEY		WO		0x0	Flash	Write Ke	ey						
									of acc field f	cidental f or a write	lash wrii e to occเ	tes. The ur. Writes	value 0x s to the I	دA442 n F MC reថ្	o minimiz nust be w gister with he value	ritten in nout this	to this
15	:4		rese	erved		RO		0x0	comp		ith futur/	e produc	cts, the v	alue of	erved bit. a reserve n.	•	
3			СС	ОМТ		R/W		0	Comr	nit Regis	ter Valu	е					
										nit (write ect on th				volatile	storage.	A write	of 0 has
									previo		nit acce	ss is con	nplete, a	a 0 is ret	s is prov turned; o 1.		
									This c	can take	up to 50	μs.					
2			MEF	RASE		R/W		0	Mass	Erase F	lash Me	mory					
										bit is set of 0 has	-		,		device is	all erase	ed. A
									previo	ous mass	s erase a	access is	s comple	ete, a 0	ccess is is returne ete, a 1 is	d; other	wise, if
									This c	an take	up to 25	i0 ms.					

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 us

This can take up to 50 µs.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1 1		1	rese	rved	1 1		· · ·		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•			· ·		rese	erved	' I			· ·			PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:2	I	reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
1			PRIS		RO		0	Progra	amming	Raw Inte	errupt S	tatus				
								progra not co	amming ompleted ated thr	tes the c cycle cou l. Progra ough the	mpleted	; if cleare cycles ar	ed, the pre either	orogram write or	ming cyo erase a	cle has
0			ARIS		RO		0	Acces	s Raw I	nterrupt	Status					
								This bit indicates if the flash was improperly accessed. If set, the pr tried to access the flash counter to the policy as set in the Flash Me Protection Read Enable (FMPREn) and Flash Memory Protect Program Enable (FMPPEn) registers. Otherwise, no access ha to improperly access the flash.								lemory ection

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM) Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		reserved																	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		T	1				res	erved				1	1	1	PMASK	AMASK			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Field			Name				Reset	Descri	Description										
31:2			reserved				0x00	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
1			PMASK				0	Progra	Programming Interrupt Mask										
							to the to the o	This bit controls the reporting of the programming raw interrupt status to the controller. If set, a programming-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller.											
0			AMASK I		R/W	0		Acces	Access Interrupt Mask										
								contro contro	This bit controls the reporting of the access raw interrupt status to the controller. If set, an access-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller.										

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000

	,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved										r r		T				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	ì	r -	r r		rese	erved				1	í í		PMISC	AMISC	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field 31:2 1			Name reserved PMISC			Type Reset RO 0x00 R/W1C 0			Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Programming Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the FCRIS register (see page 139) is also cleared when the PMISC bit is cleared.								
0			AMISC		R/W1C		0	Access Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because an improper access was attempted and was not masked. This bit is cleared by writing a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC bit is cleared.									

8.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

USec Reload (USECRL)

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a $1-\mu$ s tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

Base 0x4		•	(()															
Offset 0x Type R/W	140																	
Type Tow	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 I		r		1	1	1	1			1	í i	1			
								rese	erved I				1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved							1	USEC									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1		
Bit/F	ield	Name			Type Reset			Descr	Description									
31	:8	reserved			RO		0x00	Software should not rely on the value of a reserved bit. To provide										
									compatibility with future products, the value of a reserved bit should be									
								prese	rved acr	oss a re	ad-modi	fy-write	operatio	n.				
7.	0	USEC			R/W 0			Micro	Microsecond Reload Value									
7:0		USEC R			1.7.4.4		0x31	IVIICI O										
									MHz -1 of the controller clock when the flash is being erased or programmed.									
									should b gramme		0x31 (50	MHz) w	henever	the flash	n is being	g erased		

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.D000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 128 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.D000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 128 KB of flash.

Register 10: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

User De Base 0x4 Offset 0x7 Type R/W	00F.E000 1D0) _	-													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		I I	I	r r 1		1 1		DATA	1					1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		г <u>г</u>		DAT	ΓA							DBG1	DBG0
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	1		NW		R/W		1	User I	Debug N	ot Writte	en					
								Speci	fies that	this 32-b	oit dword	d has no	t been w	ritten.		
30:	:2		DATA		R/W	0x1F	FFFFFF	User I	Data							
									ins the ι be writter		a value.	This field	d is initia	lized to	all 1s ar	nd can
1			DBG1		R/W		1	Debu	g Contro	1						
								The D	BG1 bit r	nust be	1 and D	BG0 mus	st be 0 fo	or debug	to be av	/ailable.
0			DBG0		R/W		0	Debu	g Contro	10						
								The D	BG1 bit r	nust be	1 and D	BG0 mus	st be 0 fo	r debug	to be av	/ailable.

Register 11: User Register 0 (USER_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFF.FFF

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		• •													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1		г т		1 1		DATA		1			1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1 1	D	I ATA		1			I	I	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/Fi	ield		Name		Туре	F	Reset	Desci	ription							
31	I		NW		R/W		1	Not V	/ritten							
								Speci	fies that	this 32-	bit dwore	d has no	t been w	ritten.		
30:	0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	lized to	all 1s ar	nd can

Register 12: User Register 1 (USER_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFFF.FFFF

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		• •													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1		 				DATA		1	1		1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1			1 1	D	I ATA		1	1	l	I	I	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Desci	ription							
31	1		NW		R/W		1	Not V	/ritten							
								Speci	fies that	this 32-l	bit dwore	d has no	t been w	ritten.		
30:	:0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	lized to	all 1s ar	d can

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x2 Type R/W	204		FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							г г	READ_	I I ENABLE				1		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					I I		1 1	READ_	I I ENABLE				1		1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре		Reset	Desci	iption							
31:	0	REA	D_ENA	BLE	R/W	0xF	FFFFFF	Flash	Read Er	able						
									es 2-KB ined as s						•	

Value

Description 0xFFFFFFF Enables 128 KB of flash.

Flash Memory Protection Read Enable 1 (FMPRE1) Base 0x400F.E000

www.DataSheet4U.com

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x4 Type R/W	208		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г г		1 1	READ_	ENABLE			1		1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	r	1	г г 1		1 1	READ_	I ENABLE		r	I	1	1	1	·
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
									es 2-KB ined as s						•	

Flash Memory Protection Read Enable 2 (FMPRE2) Base 0x400F.E000

Value Description

0x00000000 Enables 128 KB of flash.

149

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x4 Type R/W	20C		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			r	1	г т		1 1	READ_I	ENABLE					I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1					READ_I	I I ENABLE	I				1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
									es 2-KB ned as s						•	

Value

Description 0x00000000 Enables 128 KB of flash.

Flash Memory Protection Read Enable 3 (FMPRE3) Base 0x400F.E000

September 02, 2007

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404 Type R/W, reset 0xFFFF.FFFF

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r		1 1	PROG_	I ENABLE		1		1			
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	г т 1		1 I	PROG_	I ENABLE		1		1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	intion							
Ditti			Name		турс		10301	DC30	iption							
31	:0	PRC	G_ENA	BLE	R/W	0xFF	FFFFFF	Flash	Program	nming E	nable					
									gures 2-ł ined as s							
								Value		Decer	- 41					

Value Description 0xFFFFFFF Enables 128 KB of flash.

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000 Offset 0x408

Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	1			1 1	PROG_I	ENABLE					1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
Reset	15	14	13	12	11	10	9	8	7	6			3	2	1	
г	15	14	13	12	r	10	т Гран	0		6	5	4	3		<u> </u>	
		-	-					PROG_I	ENABLE				l	-	-	-
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	:0	PRC	G_ENA	BLE	R/W	0x0	0000000	Flash	Program	nming E	nable					
												o be exe e "Flash I				

Value Description

0x00000000 Enables 128 KB of flash.

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (FMPREn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x40C Type R/W, reset 0x0000.0000

31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 2 0 3 PROG ENABLE R/W Туре R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Type Reset Description 0x00000000 Flash Programming Enable PROG_ENABLE 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Enables 128 KB of flash.

9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of seven physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, and Port G,). The GPIO module is FiRM-compliant and supports 11-32 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

9.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block. The LM3S8730 microcontroller contains seven ports and thus seven of these physical GPIO blocks.

9.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

9.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 161) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data

direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 160) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 9-1 on page 155, where u is data unchanged by the write.

Figure 9-1. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-2 on page 155.

Figure 9-2. GPIODATA Read Example



9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 162)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 163)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 164)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 165).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 166 and page 167). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the GPIO Interrupt Clear (GPIOICR) register (see page 168).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

9.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 169), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

9.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 169) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 179) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 180) have been set to 1.

9.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers.

9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

9.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 9-1 on page 157 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-2 on page 157 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

www.DataSheet4U.com

Configuration	GPIO Reg	gister Bit Va	alue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	X	Х	Х	X
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	Х	X	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	Х	X	X	X
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?

Table 9-1. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 9-2. GPIO Interrupt Configuration Example

Register	Desired	Pin 2 Bit Va	lue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	X	X	X	X	0	X	X
GPIOIBE	0=single edge 1=both edges	X	X	X	X	Х	0	Х	X
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	x	x	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

9.3 Register Map

Table 9-3 on page 158 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

GPIO Port A: 0x4000.4000

157

- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	160
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	161
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	162
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	163
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	164
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	165
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	166
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	167
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	168
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	169
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	171

Table 9-3. GPIO Register Map

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

www.DataSheet4U.com

Offset	Name	Туре	Reset	Description	See page
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	172
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	173
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	174
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	175
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	176
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	177
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	178
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	179
0x524	GPIOCR	-	-	GPIO Commit	180
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	182
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	183
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	184
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	185
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	186
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	187
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	188
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	189
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	190
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	191
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	192
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	193

9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 161).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port D base: 0x4002.4000 GPIO Port E base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x000 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1	1	1		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved			1		I	1	DA	TA	I	ſ	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	Bit/Field Name				Туре	I	Reset	Descr	iption							
31:	:8	reserved			RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	7:0 DATA R/W 0x00							GPIO	Data							
								This r	egister is	s virtuall	y mappe	ed to 256	locatio	ns in the	address	space.

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 155 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The GPIODIR register is the data direction register. Bits set to 1 in the GPIODIR register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x400 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	erved		•					D	IR		•	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	U	0	0	0
Bit/F	Bit/Field Name			Туре		Reset	Descr	iption								
31:	31:8 reserved			I	RO		0x00	compa	atibility v	uld not re with futur oss a rea	e produ	cts, the v	alue of	a reserv		
7:0			DIR		R/W		0x00	GPIO	Data Di	rection						

The DIR values are defined as follows:

- 0 Pins are inputs.
- Pins are outputs. 1

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The GPIOIS register is the interrupt sense register. Bits set to 1 in GPIOIS configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x404 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1	r	l I	S	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	31:8 reserved RO 0x00								atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv		
7:	7:0 IS R/W 0x00						GPIO	Interrup	t Sense							

The IS values are defined as follows:

- 0 Edge on corresponding pin is detected (edge-sensitive).
- Level on corresponding pin is detected (level-sensitive). 1

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 162) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 164). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port C base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x408 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					•	rese	rved					•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved			1			ſ	I IB	iE I	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Bit/Field Name				Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	7:0 IBE			R/W		0x00	GPIO	Interrup	t Both E	dges						

The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 164).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 162). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port G base: 0x4002.6000 Offset 0x40C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[î	i i	rese	rved		1	I				IE	I V	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	31:8 reserved				RO		0x00	compa	atibility v		e produo	cts, the v	alue of	erved bit. a reserv n.	•	
7:0	C		IEV		R/W		0x00	GPIO	Interrup	t Event						
								The I	EV value	es are de	efined as	s follows	:			

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The GPIOIM register is the interrupt mask register. Bits set to High in GPIOIM allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x410 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	1	· · ·			rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	erved		1	•		1	1	I IN	1E	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Resei	0	U	0	0	0	0	0	0	U	0	0	0	U	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	31:8 reserved			1	RO		0x00	compa	atibility v	uld not re with futur ross a re	e produ	cts, the v	alue of	a reserv	•	
7:0	0		IME		R/W		0x00	GPIO		ot Mask I						

The IME values are defined as follows:

Value Description

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

165

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 165). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x414 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved						1	•
Туре	RO 0	RO	RO 0	RO	RO	RO 0	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO
Reset	U	0	U	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				R	IS I	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi					Туре		Reset	Descr	iption							
			Name		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,											
31:	31:8 reserved				RO		0x00	compa	atibility v	ild not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:0)		RIS		RO		0x00	GPIO	Interrup	t Raw S	tatus					

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x418 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		r		1	rese	rved	, ,				1	,	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	ved		1	-		1 1		M	IS	T	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	Ū	0	0	Ū	0	Ū	0	0	0	0	Ū	Ū
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
7:	0		MIS		RO		0x00	GPIO	Masked	l Interrup	t Status	i				
								Maske	ed value	of interr	upt due	to corres	spondin	ıg pin.		
								The M	IS valu	es are de	efined as	s follows				

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x4	tt A base tt B base tt C base tt D base tt E base tt F base tt G base 41C	:: 0x4000.4 :: 0x4000.9 :: 0x4000.9 :: 0x4000.2 :: 0x4002.4 :: 0x4002.9 :: 0x4002.1 0x0000.00	5000 6000 7000 4000 5000 6000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					 		1	rese	rved				,		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved IC																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8 reserved RO 0x00 Software should not rely on the value of a reserved compatibility with future products, the value of a res preserved across a read-modify-write operation.												a reserv	•			
7:0	0		IC		W1C		0x00	GPIO	Interrup	t Clear						
									c values		ined as	follows:				
Value De																

- 0 Corresponding interrupt is unaffected.
- 1 Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.


The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 169) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 179) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 180) have been set to 1.


Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)





169

Bit/Field	Name	Туре	Reset	Descripti	ion	
7:0	AFSEL	R/W	-	GPIO Alt	ternate F	Function Select
				The AFS	SEL value	es are defined as follows:
				Value D	Descriptio	on
				0 S	Software	control of corresponding GPIO line (GPIO mode).
						e control of corresponding GPIO line (alternate function).
				Ν	Note:	The default reset value for the GPIOAFSEL , GPIOPUR , and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value

for Port C is 0x0000.000F.

www.DataSheet4U.com

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x5 Type R/W	rt B base rt C base rt D base rt E base rt F base rt G base 500	: 0x4000. : 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Ì			r r I		I	rese	rved		1	Ì	1	Ì	1	Ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	erved		'	•				DF	I RV2	1	8	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:8 reserved RO 0x00 Software should not rely on the value of a re- compatibility with future products, the value of preserved across a read-modify-write operat											alue of	a reserv	•			
7:0	0		DRV2		R/W		0xFF	Outpu	it Pad 2-	mA Driv	e Enable	е				
A write of 1 to either GPIODR4[n] or GPIODR8[n] cl corresponding 2-mA enable bit. The change is effect														second		

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol Offset 0x Type R/W	rt B base rt C base rt D base rt E base rt F base rt G base 504	e: 0x4000. e: 0x4000. e: 0x4000. e: 0x4002. e: 0x4002. e: 0x4002.	5000 6000 7000 4000 5000 6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· ·		1	rese	rved	1	1	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 reserved DRV4													1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8 reserved RO 0x00 Software compatib preserved											e produ	cts, the v	value of	a reserv		
7:	0		DRV4		R/W		0x00	Outpu	it Pad 4-	mA Driv	e Enabl	е				
												2[n] or 0 it. The cl				e second

clock cycle after the write.

www.DataSheet4U.com

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi Offset 0x3 Type R/W	rt B base rt C base rt D base rt E base rt F base rt G base 508	: 0x4000. : 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 6000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	r 1		r r		ı	rese	rved					i -	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		'	DRV8								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield	Name			Type Reset		Descr	Description								
31:	:8	r	reserved RO			O 0x00		compa	are shou atibility w rved acro	ith futur/	e produc	cts, the v	alue of	a reserv	•	vide nould be
7:	0	DRV8		R/W	V 0x00		Outpu	t Pad 8-	mA Driv	e Enable	Э					
									e of 1 to ponding							second

clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 178). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 156).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
Offset 0x50C
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		·	•					rese	rved			•		•	•	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
100001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[10	1	1		i i erved	10	1	1	ODE								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	Bit/Field		Name		Туре		Reset		iption								
31:	31:8 reserve				RO		compa		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:0	0		ODE		R/W		0x00	•			in Enabl efined as		:				

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 176).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x510 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1	rese	rved I	1		I	ı 1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1	rese	rved			-		1	ſ	I UE I						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31	:8		reserve	d	RO		0x00	compa	atibility v		e produ	cts, the	value of	f a reserv	t. To prov ved bit sh			
7:	0		PUE		R/W		-	Pad V	Veak Pu	ll-Up Ena	able							
	0 0 0 Field Name :8 reserve													. 0	GPIOPU cycle afte			

Note: The default reset value for the GPIOAFSEL, GPIOPUR, and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 175).

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x514 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		 		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'		rese	rved			•	PDE							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		PDE		R/W 0x00		Pad V	Veak Pu	ll-Down l	Enable						
												ears the ve on the	•	0		

write.

www.DataSheet4U.com

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 173).

GPIO Slew Rate Control Select (GPIOSLR)

SRL

R/W

0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port D base: 0x4002.4000 GPIO Port E base: 0x4002.5000 GPIO Port F base: 0x4002.6000 GPIO Port G base: 0x4002.6000 Offset 0x518 Type R/W, reset 0x0000.0000

7:0

16 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 4 1 SRL reserved Туре RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Reset Description Туре 31:8 reserved RO 0x00

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x51C Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							•	rese	rved				1	•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset															0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved		•	•	DEN								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	
Bit/F	Bit/Field		Name		Туре		Reset	Descr	iption								
31:	31:8 reserved				RO		compa		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0	D	DEN		R/W		-	Digita	l Enable									
								The D	EN value	es are de	efined as	s follows	:				

Value Description

- 0 Digital functions disabled.
- 1 Digital functions enabled.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 180). Writing 0x1ACCE551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port G base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x520 Type R/W, reset 0x0000.0001

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 LOCK Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 2 0 7 4 3 1 LOCK R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 **Bit/Field** Name Reset Description Type 31:0 LOCK R/W 0x0000.0001 GPIO Lock

A write of the value 0x1ACCE551 unlocks the **GPIO Commit (GPIOCR)** register for write access. A write of any other value reapplies the lock, preventing any register updates. A read of this register returns the following values:

ValueDescription0x0000.0001locked0x0000.0000unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register will be committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.

The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the GPIOCR register will be ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the **GPIOAFSEL** registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and **GPIOAFSEL** registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

preserved across a read-modify-write operation.

GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x524 Type -, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г <u>г</u>		1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	1	10	1	r r	10	1	1	<u>,</u>	<u> </u>	0				· · ·	_ َ
				rese	rved							С	R			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	-	-	-	-	-	-	-	
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8		reserved		RO	0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should									

Bit/Field	Name	Туре	Reset	Description
7:0	CR	-	-	GPIO Commit
				On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.
				Note: The default register type for the GPIOCR register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the GPIOCR register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.
				The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of GPIOCR for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							I	rese	l erved				1		I	I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, ,	rese	rved			1				PI	I D4 I		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
									•							
31:	8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:0	0		PID4		RO		0x00	GPIO	Periphe	ral ID Re	egister[7	':0]				

Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFD4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		г т 1		1	rese	rved		•	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber									-							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		<u>.</u>		rese	erved							PI	D5	1	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:0	D		PID5		RO		0x00	GPIO	Periphe	ral ID Re	egister[1	5:8]				

Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFD8 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	г т				1	rese	rved	1		1		1	1	1
Type	RO 0	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO	RO 0	RO	RO	RO 0	RO 0	RO
Reset	U	0	0	0	U	0	0	0	U	0	0	0	0	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	erved		•	•		1		PI	D6	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:0	0		PID6		RO		0x00	GPIO	Periphe	ral ID Re	egister[2	23:16]				

Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFDC Type RO, reset 0x0000.0000

16 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 PID7 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID7 RO 0x00 GPIO Peripheral ID Register[31:24]

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFE0 Type RO, reset 0x0000.0061

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· · ·		1	rese	rved					1	•	'
Туре	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved			•				PI	D0	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		PID0		RO		0x61	GPIO	Periphe	ral ID Re	egister[7	7:0]				
								Can b	e used l	oy softwa	are to id	entify the	e preser	nce of th	is peripl	neral.

Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1			1	rese	rved			, ,			1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		,		rese	rved		1	1		· · · ·		PI	D1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility w	ith futur	e produ	ie value o icts, the v ify-write o	alue of a	a reserv	•	
7:	0		PID1		RO		0x00	GPIO	Periphe	ral ID Re	egister[15:8]				
								Can b	e used b	by softwa	are to id	lentify the	e presen	ce of th	is peripl	neral.

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , , , , , , , , , , , , , , , , , ,			rese	rved	1	,			1	,	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1	1	Pli	D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
110301	0	0	0	0	0	0	0	Ū	0	0	0		1	0	Ū	Ū
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	atibility	with futu	re produ	ne value o icts, the v ify-write o	alue of	a reser		
7:	0		PID2		RO		0x18	GPIO	Periphe	eral ID R	egister[23:16]				
								Can b	e used	by softw	are to io	lentify the	e prese	nce of th	nis peripl	neral.

Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved						•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	-				PI	D3		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре	I	Reset	Descri	iption							
31	8		reserved		RO		0x00	compa	atibility w	ith futur	e produ	ne value o icts, the v ify-write o	alue of	a reserv	•	
7:	D		PID3		RO		0x01	GPIO	Periphe	ral ID Re	egister[31:24]				
								Can b	e used b	oy softwa	are to ic	lentify the	e presen	ce of th	is peripl	neral.

Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved	, ,				I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	-		1 1		CII	D0	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	with futur	e produ	ne value o ucts, the v lify-write o	alue of	a reserv	•	
7:	0		CID0		RO		0x0D	GPIO	PrimeC	ell ID Re	gister[7	7:0]				
								Provid	les soft	ware a st	andard	cross-pe	ripheral	identifi	cation sy	stem.

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port D base: 0x4002.4000 GPIO Port E base: 0x4002.5000 GPIO Port F base: 0x4002.6000 GPIO Port G base: 0x4002.6000 Offset 0xFF4 Type RO, reset 0x0000.00F0

16 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 CID1 reserved Туре RO Reset 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 1 Bit/Field Name Reset Description Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 CID1 RO 0xF0 GPIO PrimeCell ID Register[15:8] Provides software a standard cross-peripheral identification system.

Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved	1 1					1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	T		1 1			02		T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	uld not re with future oss a rea	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID2		RO		0x05			ell ID Re	• •	-			4	
								Provic	ies som	vare a st	anuard	cross-pe	npneral	identific	cation sy	stem.

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFFC Type RO, reset 0x0000.00B1

16 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved RO Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 4 1 CID3 reserved Туре RO Reset 0 0 0 0 0 0 0 0 1 0 1 0 0 0 1 1 Bit/Field Name Reset Description Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 CID3 RO 0xB1 GPIO PrimeCell ID Register[31:24] Provides software a standard cross-peripheral identification system.

10 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks (Timer0, Timer1, Timer 2, and Timer 3). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

Note: Timer2 is an internal timer and can only be used to generate internal interrupts.


The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 36).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

10.1 Block Diagram





10.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 206), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 207), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 209). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

10.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 220) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 221). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 224) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 225).

10.2.2 32-Bit Timer Operating Modes

Note: Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 220
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 221
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 228
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 229

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

10.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 207), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 211), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 216), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 218). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 214), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 217).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

10.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is

loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 222) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

10.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 206). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

10.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TRSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	1.3107	mS
00000001	2	2.6214	mS
00000010	3	3.9321	mS
11111100	254	332.9229	mS
11111110	255	334.2336	mS
11111111	256	335.5443	mS

Table 10-1. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

10.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-2 on page 199 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 10-2. 16-Bit Input Edge Count Mode Example

10.2.3.3 16-Bit Input Edge Time Mode

Note: The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 10-3 on page 200 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 10-3. 16-Bit Input Edge Time Mode Example

10.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-4 on page 201 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 10-4. 16-Bit PWM Mode Example

10.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, TIMER2, and TIMER3 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

10.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 202. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

10.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the **TNTOIM** bit in the **GPTM** Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TRTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TRTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 202. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TNEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TnEVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 203-step 9 on page 203.

10.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TNEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

10.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

10.4 Register Map

Table 10-2 on page 204 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000
- Timer3: 0x4003.3000

Table 10-2. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	206
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	207

Offset	Name	Туре	Reset	Description	See page
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	209
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	211
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	214
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	216
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	217
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	218
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	220
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	221
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	222
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	223
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	224
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	225
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	226
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	227
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	228
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	229

10.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1 1	reserv	ved	1 1		1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			г <u>г</u> г		reserved			1 I		1			GPTMCFG	;
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descrip	otion							
31	:3	I	reserved		RO		0x00	compa	tibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv	•	
2:	0	G	PTMCF	G	R/W		0x0	GPTM	Config	juration						
								The GP	TMCFO	g values a	are defi	ned as fo	llows:			
								Value	Des	scription						
								0x0	32-	bit timer c	onfigur	ation.				
								0.1	00					.	- 41	

- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved.
- 0x3 Reserved.
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	I	і і		1	reser	ved			1	1	1		'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				ſ		res	erved	· · ·				1	TAAMS	TACMR	TA	MR		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
					-		_ /											
Bit/F	ield		Name		Туре		Reset	Descri	ption									
31	:4		reserved		RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
								preserved across a read-modify-write operation.										
3			TAAMS		R/W		0	GPTM	TimerA	Alterna	te Mode	e Select						
								The T	AAMS Va	lues are	defined	d as follo	WS:					
								Value	Descri	ption								
								0	Captu	re mode	is enab	led.						
								1		mode is								
								Note: To enable PWM mode, you must also clear the TACMR bit and set the TAMR field to 0x2.										
2			TACMR		R/W		0	GPTM	TimerA	Capture	e Mode							
								The TA	ACMR Va	lues are	define	d as follo	ws:					
								Value	Descri	ption								
								0	Edge-	Count m	ode.							

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, $\ensuremath{\mathtt{TAMR}}$ controls the 16-bit timer modes for TimerA.

In 32-bit timer configuration, this register controls the mode and the contents of $\ensuremath{\mathsf{GPTMTBMR}}$ are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1	rese	rved							•
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset		U	U	0	U	0			U		0	U			0	
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
					1		erved						TBAMS	TBCMR		MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	4	I	reserved		RO		0x00	compa	atibility w	ith futur/	e produ	cts, the		erved bit. a reserve n.	•	
3			TBAMS		R/W		0	GPTN	1 TimerB	Alterna	te Mode	Select				
								The T	BAMS Va	lues are	defined	as follo	ows:			
								Value	Descri	otion						
								0	Captur	e mode	is enabl	ed.				
								1	PWM r	node is	enabled	•				
									Note:				e, you m field to	ust also o 0x2.	lear the	TBCMR
2			TBCMR		R/W		0	GPTM	1 TimerB	Capture	e Mode					
								The T	BCMR VA	lues are	defined	as follo	ows:			
								Value	Descri	otion						
								0	Edge-0	Count m	ode.					
								1	Edge-1	lime mo	de.					

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TBMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and

In 32-bit timer configuration, this register's contents are ignored and **GPTMTAMR** is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger.

GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		•			•			rese	rved					1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ſ	reserved	TBPWML	TBOTE	reserved	TBEV		TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN		I /ENT	TASTALL	TAEN		
Туре	RO	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi	ield		Name		Туре		Reset	Descr	iption									
31:1	15	r	reserved		RO		0x00	compa	atibility v		e produ	cts, the v	alue of a	a reserv	To prov ved bit sh			
14	Ļ	т	BPWMI	_	R/W		0	GPTM	1 TimerB	PWM C	Dutput Le	evel						
										alues ar			ows:					
								Volue	Docori	ntion								
							Value Description 0 Output is unaffected.											
							0 Output is unaffected.1 Output is inverted.											
13	3		TBOTE		R/W		0	GPTN	1 TimerB	Output	Trigger	Enable						
								The T	bote va	lues are	defined	l as follo	ws:					
								Value	Descri	ption								
								0	The ou	utput Tim	nerB trig	ger is dis	sabled.					
								1	The ou	utput Tim	nerB trig	ger is en	abled.					
12	2	r	reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of a	a reserv	To prov ved bit sh			
11:1	10	Т	BEVEN	Т	R/W		0x0	GPTN	1 TimerB	Event N	Node							
								The TBEVENT values are defined as follows:										
							Value Description											
									Positiv									
								0x1	Negati	ve edge								
									Reserv									
								0x3	Both e	dges.								

Bit/Field	Name	Туре	Reset	Description
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.

LM3S8730 Microcontroller

www.DataSheet4U.com

Bit/Field	Name	Туре	Reset	Description
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
0			0	The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x018 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	l						RO RO RO RO RO RO RO						•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[15		reserved	12		CBEIM	СВМІМ	твтоім	,	1	rved		RTCIM	CAEIM	CAMIM	ТАТОІМ	
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	eld		Name		Туре	F	Reset	Descri	iption								
31:1	11		reserved		RO	(0x00	Softwa	are shou	uld not re	ely on the	e value (of a rese	erved bit.	. To prov	ide	
													value of operatio		ed bit sh	ould be	
10)		CBEIM		R/W		0	GPTN	I Captur	eB Ever	nt Interru	pt Mask					
								The C	BEIM Va	lues are	defined	l as follo	ws:				
								Value Description									
								Value Description 0 Interrupt is disabled.									
								1	Interru	pt is ena	abled.						
9			CBMIM		R/W		0	GPTN	I Captur	eB Matc	h Interru	ipt Mask	K				
								The C	BMIM Va	lues are	defined	l as follo	WS:				
								Value	Descri	ption							
								0	Interru	pt is disa	abled.						
								1	Interru	pt is ena	abled.						
8			TBTOIM		R/W		0	GPTM	l TimerF	3 Time-C)ut Interr	unt Mas	k				
Ū							Ū			/alues a							
								Value Description									
								value 0		ption pt is disa	abled						
								1		pt is ena							
7:4	1		reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of operatio	a reserv			

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask
				The RTCIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM CaptureA Event Interrupt Mask
				The CAEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask
				The CAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask
				The TATOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x01C Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		•						reser	ved			l								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		i	reserved			CBERIS	CBMRIS	TBTORIS		reser	ved		RTCRIS	CAERIS	CAMRIS	TATORIS				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption											
31:	11	ı	reserved		RO	(00×0	compa	atibility v	uld not re vith future oss a rea	e produc	cts, the	value of	a reserv	•					
10)		CBERIS		RO		0	GPTM	Captur	eB Even	t Raw Ir	nterrupt								
								This is the CaptureB Event interrupt status prior to masking.												
9		(CBMRIS		RO	RO 0 GPTM CaptureB Match Raw Interrupt														
								This is the CaptureB Match interrupt status prior to masking.												
8		г	BTORIS		RO		0	GPTM	TimerE	3 Time-O	ut Raw	Interrup	t							
								This is	the Tin	nerB time	e-out inte	errupt s	tatus prio	or to mas	sking.					
7:4	4	ı	reserved		RO		0x0	compa	atibility v	uld not re vith future oss a rea	e produc	cts, the	value of	a reserv						
3			RTCRIS		RO		0	GPTM	RTC R	aw Interr	rupt									
								This is	the RT	C Event	interrup	t status	prior to 1	masking	•					
2			CAERIS		RO		0	GPTM	Captur	eA Even	t Raw Ir	nterrupt								
						This is the CaptureA Event interrupt status prior to maskin								sking.						
1		(CAMRIS		RO		0	GPTM	Captur	eA Matcl	h Raw Iı	nterrupt								
								This is	the Ca	ptureA N	latch int	errupt s	tatus pri	or to ma	sking.					
0		F	TATORIS		RO		0	GPTM	TimerA	Time-O	ut Raw	Interrup	t							
								This the TimerA time-out interrupt status prior to masking.												

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

Timer2 ba Timer3 ba Offset 0x0 Type RO,	020	03.3000	0													
туре ко,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			і і				1	rese	rved			1				1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			CBEMIS	CBMMIS	TBTOMIS		rese			RTCMIS	CAEMIS	CAMMIS	TATOMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	11	reservedRO0x00Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.CBEMISRO0GPTM CaptureB Event Masked Interrupt														
1(0															
		This is the CaptureB event interrupt status after masking.														
9)	(CBMMIS		RO		0	GPTN	I Captur	eB Matc	h Maske	ed Interr	upt			
								This is	s the Ca	ptureB m	natch in	terrupt s	tatus afte	er maski	ng.	
8	5	Т	BTOMIS		RO		0			3 Time-O			•			
								This is	s the Tin	nerB time	e-out int	errupt st	atus afte	er maskii	ng.	
7:	4	I	reserved		RO		0x0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of a operation	a reserv	•	
3	;		RTCMIS		RO		0	GPTN	I RTC M	lasked Ir	nterrupt					
								This is	the RT	C event	interrup	t status	after ma	sking.		
2	2		CAEMIS		RO		0	GPTM	I Captur	eA Even	t Maske	ed Interro	upt			
								This is	the Ca	ptureA e	vent inte	errupt st	atus afte	r maskir	ng.	
1		(CAMMIS		RO		0	GPTM	I Captur	eA Matc	h Maske	ed Interr	upt			
								This is	s the Ca	ptureA n	natch in	terrupt s	tatus afte	er maski	ng.	
0)	٦	TATOMIS		RO		0	GPTM	1 TimerA	Time-O	ut Mask	ked Inter	rupt			
								This is	the Tim	nerA time	e-out int	errupt st	atus afte	er maski	ng.	

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x024 Type W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16						
							•	rese	ved			•			•	'						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
			reserved			CBECINT	CBMCINT	TBTOCINT		rese	rved	•	RTCCINT	CAECINT	CAMCINT	TATOCINT						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0						
Bit/Fi	eld		Name		Туре	F	Reset	Descri	ption													
31:′	11		reserved		RO	(00x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv								
10)		CBECINT		W1C		0	GPTM	Captur	eB Even	nt Interru	pt Clear	r									
								The C	BECINT	values	are defir	ned as fo	ollows:									
		Value Description																				
		0 The interrupt is unaffected.																				
			0 The interrupt is unaffected.1 The interrupt is cleared.																			
9		(CBMCINT		W1C		0	GPTM	Captur	eB Matc	h Interru	upt Clea	r									
								The CI	BMCINT	values	are defir	ned as fo	ollows:									
								Value	Descri	ption												
								0	The in	terrupt is	s unaffeo	cted.										
								1	The in	terrupt is	s cleared	1.										
8		Т	IBTOCIN	Г	W1C		0	GPTM	TimerB	S Time-O	out Interr	upt Clea	ar									
								The T	BTOCIN	T values	are def	ined as	follows:									
								Value	Descri	ption												
								0	The in	terrupt is	s unaffeo	cted.										
								1	The in	terrupt is	s cleared	1.										
7:4	ļ		reserved		RO		0x0	compa	atibility v													

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear
				The RTCCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear
				The CAECINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt
				This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt
				The TATOCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.

GPTM TimerA Interval Load (GPTMTAILR)

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer0 ba Timer1 ba Timer2 ba Timer3 ba Offset 0x0	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 028	003.0000 003.1000 003.2000 003.3000		,	and 0xFFF	F.FFFF (32-bit mod	e)								
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	TAI	LRH			1		I	1	'
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	і і і			TAI	I LRL			1	I			
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	16		TAILRH		R/W	0	FFFF	GPTN	/I TimerA	Interval	Load R	legister I	High			
						0x00	oit mode) 00 (16-bit 1ode)	Time	r B Interv A read r	al Load	(GPTM	TBILR)	register	loads th	is value	
									bit mode of GPTN	,	d reads	as 0 an	d does r	iot have	an effec	t on the
15:	:0		TAILRL		R/W	0>	(FFFF	GPTN	/I TimerA	Interval	Load R	legister l	_ow			
									oth 16- a A. A rea							ter for

September 02, 2007 www.DataSheet4U.com

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1				r	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	тві	LRL			•				
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/F	eld Name Type Res							Descr	iption							
31:	16							compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:0		TBILRL		R/W	0>	<pre>kFFFF</pre>	GPTM	1 TimerB	Interval	Load R					
											0	ured as a it mode,		-		

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x030

Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						TAM	IRH					I	1	'
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	т т				1 1	TAN	IRL					1	ſ	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:"	16	TAMRH R/W 0xFFFF GPTM TimerA Match Register High														
(32-bit mode) 0x0000 (16-bit mode) When configured for 32-bit Real-Time Clock (RTC) mode via GPTMCFG register, this value is compared to the upper half of GPTMTAR , to determine match events.																
										e, this fiel ITBMAT		as 0 an	d does r	ot have	an effec	t on the
15:	0		TAMRL		R/W	0>	<pre>kFFFF</pre>	GPTN	I TimerA	Match F	Register	Low				
								GPTN	ICFG re		is value	is comp	ared to	RTC) mo the lowe		ie
									•	red for P e duty cy				ong with signal.	GPTMT	AILR,
								GPTN numbe	TAILR,	determir je events	nes how	many ec	lge even	alue alor Its are co value ir	ounted. T	

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x034 Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1			· ·		•	rese	erved		1	•	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		I			1		1	ТВІ	I MRL		I	1	1	I	I		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Bit/F	ield		Name		Туре	F	Reset	Descr	ription								
31:	16		reserved		RO	0	x0000	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•		
15	:0		TBMRL		R/W	0:	ĸFFFF	GPTN	/I TimerE	Match	Register	Low					
									i configu			-		•	GPTMI	BILR,	

When configured for Edge Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			т т		 		T	rese	rved	1	1			r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1		1	1	TAF	PSR I	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	Field Name Type						Reset	Descr	iption							
31					RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:	0	TAPSR R/W 0x						GPTM	1 TimerA	Presca	le					
								egister lo register		value o	n a write.	Aread	returns t	he curre	nt value	

Refer to Table 10-1 on page 198 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1	ı ا	· ·		T	rese	I rved	1				1	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reser	ved			•		1	1	TBF	rsr	1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v	alue of	a reserv		
7:0	D		TBPSR		R/W		0x00	GPTM	1 TimerE	3 Presca	le					
									egister lo registe		value o	n a write.	A read	returns t	the curre	nt value

Refer to Table 10-1 on page 198 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	т т		1		1	rese	rved		r	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	ved		1				I	TAP	SMR		I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	C		TAPSMR		R/W		0x00	GPTN	1 TimerA	Presca	le Match	ו				
										ised aloi ising a p	•	GPTMTA	МАТСН	R to def	ect time	r match

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			r		1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	-				TBP	SMR			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	8		reserved		RO		0x00	compa	atibility w	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	D	-	TBPSMR	1	R/W		0x00	GPTM	1 TimerB	Presca	e Match	n				
									alue is u s while u		0	ЭРТМТВ	МАТСН	R to det	ect time	r match

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerA (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x048

Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1		і і і		1 1	TA	I RH	1 1			1		1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1		1 1 1		1 1	TA	I RL	1 1			1		1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
Bit/F	ield		Name		Туре	F	Reset											
31:	16		TARH		RO	0	ĸFFFF	GPTM	1 TimerA	Registe	er Hiah							
						(32-l 0x00	oit mode) 00 (16-bit node)	If the	GPTMC	FG is in in a 16-t	a 32-bit				ead. If th	ne		
15:	0		TARL		RO	0:	ĸFFFF	GPTM TimerA Register Low										
								GPTM TimerA Register Low A read returns the current value of the GPTM TimerA Count Register except in Input Edge Count mode, when it returns the timestamp from the last edge event.										

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerB (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x04C Type RO, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	l erved			, ,		I	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			I	ТВ	I BRL			1		1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	16		reserved	I	RO	(0x0000	compa	atibility v	vith futur	e produ	ne value on tots, the visition of the second s ify-write of the second se	alue of	a reser	•	
15	:0		TBRL RO 0xFFFF GPTM TimerB													
								excep		t Edge C		ue of the (lode, whe				•

11 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

11.1 Block Diagram





11.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

11.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

11.4 Register Map

Table 11-1 on page 231 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	233
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	234
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	235
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	236
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	237
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	238
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	239
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	240

Table 11-1. Watchdog Timer Register Map

231

Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	241
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	242
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	243
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	244
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	245
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	246
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	247
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	248
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	249
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	250
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	251
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	252

11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchd Base 0x4 Offset 0x0 Type R/W	000.0000	0)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	I	r r I		1 1	WDT	l Load			I	1	1	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1				WDT	Load			1	1 1	1	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	0	V	VDTLoa	d	R/W	0xFF	FF.FFF	Watch	ndog Loa	ad Value						

Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE) Base 0x4000.0000 Offset 0x004 Type RO, reset 0xFFF.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1				1	WDT	Value		1	[
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1			WDTValue												
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption									
	_																	
31:	0	V	/DTValu	е	RO	0xFF	FF.FFF	FFF Watchdog Value										
								Current value of the 32-bit down counter.										

Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Base 0x4 Offset 0x0	000.000 008	ontrol (W 00 0x0000.00		.)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1	· · · ·	i i		1	rese	rved	i i			r r I		Ì	r
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		r 1		res	erved					, , , , , , , , , , , , , , , , , , ,		RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:	Bit/Field Name Type Reset Description 31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.															
1			RESEN		R/W		0		•	set Enab Ilues are		as follo	ws:			
								Value	Descri	ption						
								0	Disabl	ed.						
								1	Enable	e the Wa	tchdog r	nodule r	eset out	put.		
0			INTEN		R/W		0	Watch	idog Inte	errupt En	able					
								The I	NTEN Va	lues are	defined	as follo	WS:			
								Value	Descri	ption						
								0		pt event d by a ha		•	this bit is	set, it o	can only	be
								1	Interru	pt event	enabled	I. Once	enabled,	all write	es are ig	nored.

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



September 02, 2007

Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000

Type ite,	, 10301 07															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				ı	rese	rved		1			r		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			I		•	reserved						1		WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
Bit/Field Name Type Reset Description 31:1 reserved RO 0x00 Software sh compatibilitities										vith futur	e produ	cts, the v	alue of	a reserv		
0)	,	WDTRIS		RO		0	Watch	dog Ra	w Interru	ipt Statu	s				
								Gives	the raw	interrup	t state (orior to n	nasking	of WDT	INTR.	

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved						1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								reserved								WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
					•											
31:	:1	I	reserved		RO		0x00	comp	are shou atibility w rved acre	/ith futur	e produ	cts, the v	alue of	a reserv	•	
0		Ŋ	WDTMIS		RO		0	Watch	ndog Ma	sked Inte	errupt St	tatus				
								Gives	the mas	ked inte	errupt sta	ate (after	maskin	g) of the		ITR

interrupt.


Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watcho	log Tes	st (WDT	TEST)													
Base 0x4 Offset 0x4 Type R/W	418	0 x0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	· · ·	I			rese								•
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	U	0	U	U	0	0	U	0	0	0	0	U	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved			•	STALL				rese	rved			
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:9	I	reserved	I	RO		0x00	compa	atibility v	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv		
8	;		STALL		R/W		0	Watch	idog Sta	ll Enable	Э					
								debug	ger, the	watchdo	tellaris [®] og timer s dog time	stops co	unting. (Once the		a ontroller
7:	0	I	reserved	I	RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modif	cts, the v	alue of	a reserv		

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).



Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		r r		1	rese	i erved	1		ı	1		,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		I	ſ	I Pl	I D4 I	ſ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	ription							
Bit/Field Name Type Reset Description 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.											•					
7:0	0		PID4		RO		0x00	WDT	Peripher	ral ID Re	egister[7	:0]				

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000

Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved			1		1	1	•
Туре	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	U	U	0	0	0	0	U	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved			1				PI	D5	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserved preserved across a read-modify-write operation.										•						
7:	0		PID5		RO		0x00	WDT	Peripher	al ID Re	egister[1	5:8]				

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
Report																
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			•				Pl	D6	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.										•						
7:0	0		PID6		RO		0x00	WDT	Peripher	al ID Re	gister[2	3:16]				

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1		ı ı 1		1	rese	rved	I			1	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved			1		I		PI	I D7 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID7		RO		0x00	WDT	Peripher	ral ID Re	egister[3	1:24]				

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	erved			1				1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w	ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	D		PID0		RO		0x05		rved acro ndog Per				operatio	n.		
	~		20				0.00	. / 410/								

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		г г 1		1	rese	erved					r	1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		PID1		RO		0x18	Watch	ndog Per	ipheral I	D Regis	ster[15:8]	l			

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved			1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese		PI	I D2 I	1	1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	31:8 reserve				RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the	alue of	a reserv	•	
7:	0		PID2		RO		0x18	Watch	ndog Per	ipheral I	D Regis	ter[23:1	6]			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		, , , , , , , , , , , , , , , , , , ,		1	rese	erved				1	1	1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1	•				PI	D3	1	1	1
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Reset	0	0	0	0	0	0	0	0	0	0	U	0	0	0	0	I
Bit/Fi	Bit/Field Name				Туре		Reset	Descr	ription							
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		PID3		RO		0x01	Watch	ndog Per	ipheral I	D Regis	ster[31:2	4]			

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		· ·		1	rese	erved					1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved I		1	1				CI	D0	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	Reset 0 0 0 0				Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		CID0		RO		0x0D	Watch	ndog Prir	neCell I	D Regis	ter[7:0]				

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved	1				1	•	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1		I	r	CI	D1	1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:	0		CID1		RO		0xF0	Watch	ndog Prir	meCell I	D Regist	ter[15:8]				

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCelIID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		r r			rese	i erved	1		1		1	,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		I		CI	D2	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	alue of	a reserv	•	
7:0	0		CID2		RO		0x05	Watch	ndog Prir	meCell II) Regis	ter[23:16	6]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	erved	1				•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved			I	r	CI	D3	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	value of	a reserv	•	
7:	0		CID3		RO		0xB1	Watch	ndog Prir	meCell I	D Regist	ter[31:24	4]			

12 Universal Asynchronous Receivers/Transmitters (UARTs)

The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S8730 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 3.125 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial InfraRed (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

253

12.1 Block Diagram




Figure 12-1. UART Module Block Diagram

12.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 272). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.


12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 255 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 12-2. UART Character Frame



12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 268) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 269). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 270), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- **UARTIBRD** write, **UARTFBRD** write, and **UARTLCRH** write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

255

12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 265) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 254).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 263). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

12.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register.

Figure 12-3 on page 257 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 12-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 261). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 270).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 265) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 274). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

257

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 279).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 276) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 278).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 280).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 272). In loopback mode, data transmitted on UnTx is received on the UnRx input.

12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 255, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 268) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 269) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- Write the desired serial parameters to the UARTLCRH register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

12.4 Register Map

Table 12-1 on page 259 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 272) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	261
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	263
0x018	UARTFR	RO	0x0000.0090	UART Flag	265
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	267
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	268

259

Offset	Name	Туре	Reset	Description	See page
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	269
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	270
0x030	UARTCTL	R/W	0x0000.0300	UART Control	272
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	274
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	276
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	278
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	279
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	280
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	282
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	283
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	284
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	285
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	286
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	287
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	288
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	289
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	290
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	291
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	292
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	293

12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x000 Type R/W, reset 0x0000.0000

7 1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1 1				1	rese	rved	1				1	1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		rese	erved		OE	BE	PE	FE		•		DA	ATA	•	•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption										
31:1	12	I	reserved		RO		0			uld not re with futur									
										oss a re									
11			OE		RO		0	0 UART Overrun Error											
								The O	E values	s are def	ined as	follows:							
								Value	e Descri	iption									
								0		has bee	n no dat	a loss d	ue to a F	FIFO ove	errun				
								1	New d	lata was	receiver	l when t	he FIFO	was ful	l resultir	na in			
								·	data lo		10001100			nuo rui	i, roounii	.g			
10)		BE		RO		0	UART	Break I	Error									
								This bit is set to 1 when a break condition is detected, indi the receive data input was held Low for longer than a full-v transmission time (defined as start, data, parity, and stop b							ull-word	g that			
										e, this err en a brea						•			
								FIFO.	The ne	xt charac	ter is or	ily enab	led after	the rece	eived da	ta input			
								ũ	,	5	,								

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		1	rese	rved						1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
[1	· · · · ·	-	· · ·		erved			i	-		OE	BE	PE	FE
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
															_	
31:	:4	I	reserved		RO		0	compa	atibility v	Ild not re /ith futur/ oss a rea	e produ	cts, the v	alue of	a reserv	•	
								The U	ARTRS	R registe	er canno	t be writ	ten.			
3			OE		RO		0	UART	Overru	n Error						
										s set to red to 0					is alrea	dy full.
								the FI	FO is fu	tents ren I, only th t now re	e conte	nts of the	e shift re	egister a	re overw	
2			BE		RO		0	UART	Break E	Error						
								the re	ceived d	to 1 whe ata inpu ime (defi	t was he	eld Low f	or longe	r than a	full-wor	ď
								This b	it is clea	red to 0	by a wr	te to UA	RTECR	-		
								the FII FIFO.	FO. Whe The nex	, this erro en a brea kt charac arking s	ik occur ter is or	s, only o Ily enabl	ne 0 cha ed after	aracter is the rece	s loaded eive data	into the a input

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved						1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	1 1	rese	rved		1	1		l .		DA	I MTA	I	1	\square
Type Reset	WO 0	WO 0	WO 0	WO 0	wo 0	WO 0	WO 0	WO 0								
Resel	U	U	U	U	U	0	U	U	0	U	U	U	U	U	U	U
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8	Name			CC				are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		DATA		WO		0	Error	Clear							
								A write	e to this	register	of any d	ata clea	rs the fra	aming, p	arity, bre	ak, and

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART0 b UART1 b Offset 0x0 Type RO,	ase: 0x40 018	000.D000)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Ì	1 1	r I	ľ		1	rese	rved				1		r r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		reser	rved		1	•	TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0	compa	atibility v		e produo	cts, the v	value of	a reser\	. To provi ved bit sho	
7			TXFE		RO		1	UART	Transm	it FIFO	Empty					
		reserved TXFE RXFE							ieaning LCRH r		t depend	ds on the	e state o	f the FE	IN bit in th	е
									FIFO is c er is emp		(fen is C)), this bi	t is set w	hen the	transmit	nolding
								If the lis emp		enabled	(fen is	1), this t	oit is set	when th	ne transm	it FIFO
6	i		RXFF		RO		0	UART	Receive	e FIFO F	ull					
									neaning LCRH r		t depend	ds on the	e state o	f the FE	IN bit in th	e
								If the lis full.	FIFO is (disabled	, this bit	is set w	hen the	receive	holding re	egister
								If the	FIFO is (enabled,	this bit	is set wł	nen the i	eceive	FIFO is fu	ıll.
5	;		TXFF		RO		0	UART	Transm	it FIFO	Full					
									eaning LCRH r		t depend	ds on the	e state o	f the FE	IN bit in th	e
								If the l is full.	FIFO is o	disabled	, this bit	is set w	hen the	transmit	t holding r	egister
								If the	FIFO is (enabled,	this bit	is set wł	nen the t	ransmit	FIFO is f	ull.

UART Flag (UARTFR)

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The UARTILPR register is an 8-bit read/write register that stores the low-power counter divisor value used to generate the IrLPBaud16 signal by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The IrLPBaud16 internal signal is generated by dividing down the UARTCLK signal according to the low-power divisor value written to **UARTILPR**. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where F_{IrLPBaud16} is nominally 1.8432 MHz.

IrLPBaud16 is an internal signal used for SIR pulse generation when low-power mode is used. You must choose the divisor so that 1.42 MHz < F $_{\rm IrLPBaud16}$ < 2.12 MHz, which results in a low-power pulse duration of 1.41–2.11 µs (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4 µs are accepted as valid pulses.

Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being Note: generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x020 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ILPDVSR reserved R/W R/W R/W R/W R/W R/W R/W RO RO RO RO RO R/W RO RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Reset Description Type RO Software should not rely on the value of a reserved bit. To provide 31:8 reserved 0 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. ILPDVSR 7:0 R/W 0x00 IrDA Low-Power Divisor This is an 8-bit low-power divisor value.

267

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 255 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x024

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•				•	rese	rved	•				'	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	DIV	'INT I					1	1	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name T			F	Reset	Descr	iption							
31:	1:16 reserved RO 0						0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
15	:0		DIVINT		R/W	0	x0000	Intege	er Baud-	Rate Div	risor					

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 255 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x028

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved			•		•	•	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	1	13	12	reser		1							RAC	· · ·	<u> </u>
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	t/Field Name			Туре		Reset	Descr	ription								
31	:6	reserved			RO 0x00			compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
5:	0	0	DIVFRAC	;	R/W		0x000	Fracti	onal Bau	id-Rate	Divisor					

269

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

Type R/W	, iesei u	XUUUU.UU	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		•					•	rese	rved	l	•	•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0	
[1	1 1	rese	r r		1	1	SPS		EN	FEN	STP2	EPS	PEN	BRK	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	eld		Name		Туре		Reset	Descr	iption								
31:	8		reserved		RO		0						of a rese				
									-				value of a operation		ed bit sh	ould be	
_								•				ly mile	oporatio				
7			SPS		R/W		0	UART	Stick Pa	arity Sel	ect						
										-			re set, th 7 are set				
									bit is tra						5 olcaret	, 110	
								When	this bit i	s cleare	d, stick	parity is	disabled	I.			
6:5	5		WLEN		R/W		0	UART Word Length									
										•	umber o	of data b	its transı	nitted or	receive	d in a	
								frame	as follow	VS:							
								Value	e Descri	otion							
								0x3	8 bits								
								0x2	7 bits								
								0x1	6 bits								
								0x0	5 bits (default)							
4			FEN		R/W		0	UART	Enable	FIFOs							
								lf this mode		to 1, trai	nsmit an	d receive	e FIFO b	uffers ar	e enable	d (FIFO	
								When cleared to 0, FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.									

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select
				If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030

Type R/W, reset 0x0000.0300

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	rese	rved	· ·		RXE	TXE	LBE	,	rese	rved		SIRLP	SIREN	UARTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:'	10	I	reserved		RO		0	compa	atibility w	ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
9			RXE		R/W		1	UART	Receive	e Enable						
								the UA	ART is di	-	n the mi	e section ddle of a				
								Note:	То е	enable re	ception	, the uar	TEN bit	must als	so be se	t.
8			TXE		R/W		1	UART	Transm	it Enable	e					
								the UA	ART is d	-	n the m	iit sectior iddle of a iing.				
								Note:	То е	enable tra	ansmiss	ion, the	UARTEN	bit mus	t also be	e set.
7			LBE		R/W		0	UART	Loop Ba	ack Enal	ble					
								If this	bit is set	to 1, the	9 UnTX	path is fe	d throug	gh the ਹ	nRX patl	n.
6:	3	I	reserved		RO		0	compa	atibility w	ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		

Bit/Field	Name	Туре	Reset	Description
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 267 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x034 Type R/W, reset 0x0000.0012

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		г г 1		1	reserv	ved	1		1		1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, ,		reser	ved	1	· · ·		1		RXIFLSEL			TXIFLSEL	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
Bit/F	ield		Name		Туре		Reset	Descri	otion							
31:	6		reserved		RO		0x00	compa	tibility	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv		
5:	3	F	RXIFLSEI	<u> </u>	R/W		0x2	UART	Receiv	/e Interru	pt FIFO	Level Se	elect			
								The trig	gger po	oints for t	he rece	ive interr	upt are	as follow	vs:	
								Value	e Des	scription						
								0x0	RX	FIFO ≥ 1	/8 full					
								0x1	RX	FIFO ≥ ½	₄ full					
								0x2	RX	FIFO ≥ ½	∕₂ full (de	efault)				
								0x3	RX	FIFO ≥ ⅔	₄ full					
								0x4	RX	FIFO ≥ 7	7/8 full					

0x5-0x7 Reserved

LM3S8730 Microcontroller

www.DataSheet4U.com

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				$0x0$ TX FIFO $\leq 1/8$ full
				$0x1$ TX FIFO $\leq 1/4$ full
				$0x2$ TX FIFO $\leq \frac{1}{2}$ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The UARTIM register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x038 Type R/W, reset 0x0000.0000

J 1 -	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	ľ		ı ı		i i		ſ	rese	rved		ſ	1		ſ	ſ					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		rese	rved					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0				
Bit/F	ield		Name		Туре	F	Reset	Descr	iption											
31:	11	I	reserved		RO	(00x00	compa	atibility v	ith futur	e produ		alue of	a reserv	ed bit. To provide eserved bit should b					
1()		OEIM		R/W		0	UART	Overru	n Error lı	nterrupt	Mask								
								On a i	read, the	current	mask fo	or the OE	IM inter	rupt is re	eturned.					
								Settin	g this bit	to 1 pror	notes th	e OEIM ir	nterrupt	to the int	errupt co	controller.				
9			BEIM		On a read, the current mask for the OEIM interrupt is respectively. Setting this bit to 1 promotes the OEIM interrupt to the interrupt of the Interrupt Mask R/W 0 UART Break Error Interrupt Mask On a read, the current mask for the BEIM interrupt is respectively. Setting this bit to 1 promotes the BEIM interrupt to the interrupt tot to the interrupt to the interrupt tot to the interr				UART Break Error Interrupt Mask											
								On a read, the current mask for the BEIM interrupt is returned.												
								Setting	g this bit	to 1 pror	notes th	e BEIM İr	nterrupt	to the int	errupt co	ontroller.				
8			PEIM		R/W		0	UART	Parity E	Error Inte	errupt Ma	ask								
								On a i	read, the	current	mask fo	or the PE	IM inter	rupt is re	eturned.					
								Setting	g this bit	to 1 pror	notes th	e peimir	nterrupt	to the int	errupt co	ontroller.				
7			FEIM		R/W		0	UART	Framin	g Error li	nterrupt	Mask								
								On a ı	read, the	current	mask fo	or the FE	IM inter	rupt is re	eturned.					
								Setting	g this bit	to 1 pror	notes th	e FEIM ir	nterrupt	to the int	errupt co	ontroller.				
6			RTIM		R/W		0	UART	Receive	e Time-C	Out Inter	rupt Mas	sk							
								On a i	read, the	current	mask fo	or the RT	IM inter	rupt is re	eturned.					
								Setting	g this bit	to 1 pror	notes th	e RTIM İr	nterrupt	to the int	errupt co	ontroller.				
5			TXIM		R/W		0	UART	Transm	it Interru	ipt Mask	K								
								On a i	read, the	current	mask fo	or the TX	IM inter	rupt is re	eturned.					
								Setting	g this bit	to 1 pror	notes th	e TXIM ir	nterrupt	to the int	errupt co	ontroller.				

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
		l					1	rese	rved			· · ·									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1					
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption												
31:	11	ļ	reserved		RO	(0x00	compa	atibility v	vith futur	e produo	e value c cts, the v fy-write c	alue of a	a reserv	•						
10)		OERIS		RO		0	UART	Overru	n Error F	Raw Inte	rrupt Sta	tus								
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
9			BERIS		RO		0	UART	Break E	Error Rav	w Interru	pt Statu	S								
								Gives the raw interrupt state (prior to masking) of this interrupt.													
8			PERIS		RO		0	UART	Parity E	Error Rav	w Interru	pt Status	6								
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
7			FERIS		RO		0	UART	Framin	g Error F	Raw Inte	rrupt Sta	tus								
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
6			RTRIS		RO		0	UART	Receive	e Time-C	Dut Raw	Interrup	t Status								
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
5			TXRIS		RO		0	UART	Transm	it Raw I	nterrupt	Status									
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
4			RXRIS		RO		0	UART	Receive	e Raw Ir	nterrupt \$	Status									
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
3:0	D	I	reserved		RO		0xF	compa	atibility v	vith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv							

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	l					l	•	rese	erved	1	•								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ſ			reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		rese	rved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/Fi	eld		Name		Туре	F	Reset	Descr	ription										
31:1	11	I	reserved		RO	(0x00	comp	atibility v	vith futur	e produ	cts, the v		a reserv					
10)	OEMIS RO 0 UART Overrun Error Masked Interrupt Status Gives the masked interrupt state of this interrupt. BEMIS RO 0 UART Break Error Masked Interrupt Status Cives the masked Interrupt state of this interrupt.																	
		Gives the masked interrupt state of this interrupt. BEMIS RO 0 UART Break Error Masked Interrupt Status																	
9			BEMIS		RO		0												
								Gives the masked interrupt state of this interrupt.											
8			PEMIS		RO		0	UART	Parity E	Error Ma	sked Inte	errupt St	atus						
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.					
7			FEMIS		RO		0	UART Framing Error Masked Interrupt Status											
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.					
6			RTMIS		RO		0	UART	Receiv	e Time-0	Out Masl	ked Inter	rupt Stat	tus					
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.					
5			TXMIS		RO		0	UART	⁻ Transm	it Maske	ed Interr	upt Statu	IS						
								Gives the masked interrupt state of this interrupt.											
4			RXMIS		RO		0	UART Receive Masked Interrupt Status											
								Gives the masked interrupt state of this interrupt.											
3:0)	I	reserved		RO		0	comp	atibility v	vith futur	e produ	cts, the v	of a rese value of a operatior	a reserv					

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x044 Type W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	т т					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Robert	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	10	1	reserved	12		OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC			rved	
Туре	RO	RO	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C	W1C	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption							
31:1	1		reserved		RO	(0x00						of a rese			
															ed dit sn	iould be
10		compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. OEIC W1C 0 Overrun Error Interrupt Clear The OEIC values are defined as follows: Value Description 0 No effect on the interrupt.														
								The O	EIC valu	ues are o	defined a	as follow	'S:			
		The OEIC values are defined as follows: Value Description 0 No effect on the interrupt.														
		Value Description 0 No effect on the interrupt.														
								1	Clears	interrup	ot.					
9			BEIC		W1C		0	Break	Error In	terrupt C	Clear					
								The B	EIC valu	ues are o	defined a	as follow	s:			
								Value	Descri	otion						
								0			e interru	pt.				
								1	Clears	interrup	ot.					
0			PEIC		W1C		0	Devity			Neer					
8			PEIC		WIC		0	-		terrupt C		- f -11				
											uetined a	as follow	S.			
									Descri							
								0			e interru	pt.				
								1	Clears	interrup	π.					

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	ı		1	rese	rved	1	1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber									7							
	15	14	13	12	11	10	9	8	· · · ·	6	5	4	3	2	1	0
				rese	erved		•			1	1	PI	I D4 I	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Field Name Type Reset				Reset	Description										
31	:8	reserved			RO 0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
7:	7:0 PID4				RO	0	x0000	UART Peripheral ID Register[7:0]								
	7.0 PiD4 KO 0X000							Can be used by software to identify the presence of this peripheral.								ieral.

September 02, 2007 www.DataSheet4U.com

Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	•					rese	rved		•			1	•	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1		rese	erved		,	1		r	1	PI	25					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/F	ield		Name		Туре	F	Reset	Descr	iption									
31:	31:8		reserved		RO 0x00		compa	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.										
7:0	0		PID5		RO	0	x0000		•		egister[² are to ide	15:8] entify the	e preser	nce of th	is periph	eral.		

September 02, 2007

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1		, , ,		1	rese	rved					1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1 1	rese	rved		I	1		I	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/F	Bit/Field		Name			Type Reset			iption								
31	31:8		reserved		RO 0x00		compa	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.									
7:0		PID6			RO	0x0000			UART Peripheral ID Register[23:16] Can be used by software to identify the presence of this periphe								

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		т т т		1	rese	rved	1	1			1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Neget									-						Ū		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	rved		1	1		1	1	PI	l D7 l	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field		Name			Type Reset			Descr	iption								
31	31:8		reserved		RO 0		comp	Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.									
7:	0		PID7		RO	0	x0000	UART	Periphe	eral ID R	egister[31:24]					
								Can be used by software to identify the presence of this peripheral.									

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1			, , , , , , , , , , , , , , , , , , ,		1	rese	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reset												-			0				
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		1	1 1	rese	rved		1	T		1	1	PII	PID0						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1			
Bit/F	Bit/Field		Name			I	Reset	Descr	iption										
31:	:8	reserved			RO 0x00		0x00	compa	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•				
7:0	0		PID0		RO		0x11 UART		JART Peripheral ID Register[7:0]										
								Can be used by software to identify the presence of this peripheral.											

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1				1	rese	rved	1	1			1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Neget									-						Ū		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	erved		1	1		1	1	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	Bit/Field		Name			Type Res			iption								
31	31:8		reserved		RO		compa		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
7:	0	PID1			RO		0x00	UART	Periphe	eral ID R	legister[15:8]					
								Can be used by software to identify the presence of this peripheral.									

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1				1	rese	reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset												-			0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1		rese	erved		1	1		I	1	PI	I D2 I					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0		
Bit/Field		Name			Type Re			Descr	iption									
31	:8	reserved			RO 0x00		0x00	compa	Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.									
7:	0		PID2		RO		0x18	UART	Periphe	eral ID R	egister[2	23:16]						
								Can be used by software to identify the presence of this peripheral.										

September 02, 2007 www.DataSheet4U.com

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , ,		1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Ì	rese	rved		Ì	I			I	PI	D3		I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv	•	vide nould be
7:0	0		PID3		RO		0x01				egister[3 are to ide	_	e preser	ice of thi	is periph	neral.

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·		•	rese	rved			•		1		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1				CI	D0	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	intion							
DIVI	ieiu		Name		туре	l	110301	Desci	iption							
31:	:8	I	reserved		RO		0x00	compa		vith futur	e produ	cts, the v	alue of	a reserv	. To prov ed bit sh	vide nould be
7:	0		CID0		RO		0x0D	UART	PrimeC	ell ID Re	egister[7	':0]				

Provides software a standard cross-peripheral identification system.

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	erved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Ì	rese	rved		Ì	I				CI	D1	i	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:0	0		CID1		RO		0xF0		⁻ PrimeC des softv			-	ripheral	identific	ation sy	stem.

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		l	· ·		1	rese	rved			•		1	1	•
Туре	RO	RO	RO	RO	RO	RO 0	RO	RO	RO 0	RO	RO	RO 0	RO	RO 0	RO	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	U	0	U	0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		•	1			1	CI	D2	I	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	۰8		reserved		RO		0x00	Softw	are shoi	ıld not re	ly on th	e value i	of a rese	erved hit	To prov	vide
51	.0						0,00	compa	atibility v	vith futur	e produ	cts, the v		a reserv	•	nould be
7:	0		CID2		RO		0x05	UART	PrimeC	ell ID Re	egister[2	23:16]				

Provides software a standard cross-peripheral identification system.

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·			rese	erved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1 1		rved			1			-	CI		1	r	
Т уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0		CID3		RO		0xB1		⁻ PrimeC des softv		• •	-	ripheral	identific	ation sy	stem.	

13 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

13.1 Block Diagram

Figure 13-1. SSI Module Block Diagram



13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 50-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 313). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 306).

The frequency of the output clock SSIClk is defined by:

FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))

Note that although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 473 to view SSI timing parameters.

13.2.2 FIFO Operation

13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 310), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each

of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask (SSIIM)** register (see page 314). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 316 and page 317, respectively).

13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 296 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 13-3 on page 297 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 298 and Figure 13-5 on page 298.






Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 299, which covers both single and continuous transfers.

SSICIk —						
SSIRx —		χ	χ) 4 to 16 bits-	χ	(LSB (Q)-
SSITx —	/ MSB /	χ	X	Х	X	

Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIk is forced Low
- SSIFss is forced High
- The transmit data line **SSITx** is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.


In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 300 and Figure 13-8 on page 300.

299







Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

Note: Q is undefined.

13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 301, which covers both single and continuous transfers.

SSICIk						
SSIFss					 	ſ
SSIRx—	Q MSB (X	X	4 to 16 bits-	χ	LSB (Q)-
SSITx	MSB (χ	χ	X	χ	LSB

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 302 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 303 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 303 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.

303

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

13.4 Register Map

Table 13-1 on page 304 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- **Note:** The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	306

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	308
0x008	SSIDR	R/W	0x0000.0000	SSI Data	310
0x00C	SSISR	RO	0x0000.0003	SSI Status	311
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	313
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	314
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	316
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	317
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	318
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	319
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	320
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	321
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	322
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	323
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	324
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	325
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	326
0xFF0	SSIPCelIID0	RO	0x0000.000D	SSI PrimeCell Identification 0	327
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	328
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	329
0xFFC	SSIPCelIID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	330

13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Co SSI0 bas Offset 0xi Type R/M	e: 0x4000 000	0.8000	,													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved			1				·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				SC	CR				SPH	SPO	FF	RF		DS	SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:8		SCR		R/W	0	x0000	SSI S	erial Clo	ck Rate						
										e is used bit rate is	0	erate the	transmi	t and red	ceive bit	rate of
								BR=F	SSIClk	/(CPSD	/SR *	(1 + S	CR))			
												lue from a value	•	0	ned in th	ne
7	,		SPH		R/W		0	SSI S	erial Clo	ck Phas	е					
								This b	oit is only	applica	ble to th	e Freeso	cale SPI	Format.		
								it to cl either	nange st	ate. It ha	as the m	clock ed lost impa a clock f	act on th	e first bi	t transm	itted by
												aptured the sec			-	
6	6		SPO		R/W		0	SSI S	erial Clo	ck Polar	ity					
								This b	oit is only	applica	ble to th	e Freeso	cale SPI	Format.		
								SSIC	lk pin. li	SPO is	1, a stea	ices a st ady state being tra	High va	alue is pl		

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
2.0	Dee		000	COLDete Cite Colort
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

	SI0 base	e: 0x400 004	(SSICR 0.8000 x0000.000														
Type RO <	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>•</td> <td>reser</td> <td>ved</td> <td></td> <td>•</td> <td>•</td> <td></td> <td></td> <td>•</td> <td></td>								•	reser	ved		•	•			•	
Type RO SI Solve and and and and and and and and and and																	
Type RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should the preserved across a read-modify-write operation. RO RO RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of (MS=1). In multiple-slave systems, it is possible for the SSI must not prove show and the sest at message to slaves in the system while ensuring that only one slave drives data on the serial output line. In such systems, the TXD lines f	_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Preset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td>ſ</td> <td></td> <td>1</td> <td>1 1</td> <td></td> <td></td> <td>rese</td> <td>erved</td> <td>т т</td> <td></td> <td></td> <td>1</td> <td>1</td> <td>SOD</td> <td>MS</td> <td>SSE</td> <td>LBM</td>	ſ		1	1 1			rese	erved	т т			1	1	SOD	MS	SSE	LBM
31:4 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should to preserved across a read-modify-write operation. 3 SOD R/W 0 SSI Slave Mode Output Disable This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to slaves in the system while ensuring that only one slave drives data on the serial output line. In such systems, the TXD lines from multiple slave could be to dogether. To operate in such a system, the soot bit can the configured so that the SSI slave does not drive the SSITx pin. The SOD values are defined as follows: Value Description 2 MS R/W 0 SSI Master/Slave Select This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: Value Description 0 Device configured as a master.																	R/W 0
2 MS R/W 0 SSI Master/Slave Select 2 MS R/W 0 SSI Master/Slave Select 2 MS R/W 0 SSI Master/Slave Select 1 SSI must not drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift and drive the ssift an	Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption							
2 MS R/W 0 SSI Master/Slave Select 2 MS R/W 0 SSI Master/Slave Select 2 MS R/W 0 SSI Master/Slave Select This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: 2 MS R/W 0 SSI Master/Slave Select This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: 2 MS R/W 0 SSI Master/Slave Select This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: Value Description 0 Description	31:	4	r	reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the	value of	a reserv		
 systems, it is possible for the SSI master to broadcast a message to a slaves in the system while ensuring that only one slave drives data on the serial output line. In such systems, the TXD lines from multiple slaw could be tied together. To operate in such a system, the SoD bit can to configured so that the SSI slave does not drive the SSITx pin. The SOD values are defined as follows: Value Description 0 SSI can drive SSITx output in Slave Output mode. 1 SSI must not drive the SSITx output in Slave mode. 2 MS R/W 0 SSI Master/Slave Select This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: Value Description 0 Device configured as a master.	3			SOD		R/W		0	SSI SI	ave Mo	de Outp	ut Disab	le				
 SSI can drive SSITx output in Slave Output mode. SSI must not drive the SSITx output in Slave mode. MS R/W 0 SSI Master/Slave Select This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: Value Description 0 Device configured as a master. 									systen slaves the ser could l config	ns, it is p in the s rial outp be tied t ured so	oossible ystem w ut line. Ir ogether. that the	for the S hile ens such sy To oper SSI slav	SSI mas uring tha vstems, t rate in si ve does	ter to bro at only or the TXD I uch a sys not drive	adcast a ne slave ines from stem, the	a messa drives da n multiple e SOD bi	ge to all ata onto e slaves
1 SSI must not drive the SSITx output in Slave mode. 2 MS R/W 0 SSI Master/Slave Select This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: Value Description 0 Device configured as a master.									Value	Descri	ption						
2 MS R/W 0 SSI Master/Slave Select This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: Value Description 0 Device configured as a master.									0	SSI ca	n drive :	SSITx C	output in	Slave O	utput mo	ode.	
This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0). The MS values are defined as follows: Value Description 0 Device configured as a master.									1	SSI m	ust not d	Irive the	SSITx	output in	Slave n	node.	
SSI is disabled (SSE=0). The MS values are defined as follows: Value Description 0 Device configured as a master.	2			MS		R/W		0	SSI M	aster/SI	ave Sele	ect					
Value Description 0 Device configured as a master.													e mode	and can	be mod	lified onl	y when
0 Device configured as a master.									The MS	s values	are def	ined as	follows:				
u u u u u u u u u u u u u u u u u u u									Value	Descri	ption						
1 Device configured as a slave.									0	Device	e configu	ired as a	a master	r.			
									1	Device	e configu	ired as a	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.
				1 Output of the transmit serial shift register is connected internally

to the input of the receive serial shift register.

309

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO RC RO RO RO RO RO RO RC RC RC RC RC RO RO RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 6 2 15 14 13 12 11 9 8 5 3 0 DATA R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Туре 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:16 reserved RO 0x0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DATA R/W 0x0000 SSI Receive/Transmit Data A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

set 0x0	e: 0x4000 00C reset 0x	0000.000	03													
I	31	30	29	28	27	26	25	24	23	22	21	20	19 1	18	17	16
Туре	RO	RO	RO	RO	RO	RO	RO	RO	rved RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved		•				BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	5	I	reserved		RO		0x00	compa		ith futur	e produ	cts, the	value of	erved bit. a reserv n.		
4			BSY		RO		0	SSI B	usy Bit							
								The B	SY value	es are de	efined a	s follows	5:			
								Value	e Descri	ption						
								0	SSI is	idle.						
								1		currently iit FIFO i			id/or rec	eiving a	frame, o	r the
3			RFF		RO		0	SSI R	eceive F	IFO Ful	I					
								The R	FF value	es are de	efined a	s follows	5:			
								Value	e Descri	ption						
								0	Receiv	e FIFO	is not fu	11.				
								1	Receiv	e FIFO	is full.					
2			RNE		RO		0	SSI R	eceive F	IFO Not	Empty					
								The R	NE value	es are de	efined a	s follows	6:			
								Value	Descri	ption						
								0	Receiv	e FIFO	is empty	/.				
								1	Receiv	e FIFO	is not er	mpty.				
1			TNF		RO		1	SSI T	ransmit I	FIFO No	t Full					
								The T	NF value	es are de	efined a	s follows	5:			
								Value	e Descri	ption						
								0	Transn	nit FIFO	is full.					
								1	Transn	nit FIFO	is not fu	ull.				

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The ${\tt TFE}$ values are defined as follows:
				Value Description 0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000 31 30 29 26 25 16 28 27 24 23 22 21 20 19 17 18 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 4 1 CPSDVSR reserved R/W Туре RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Reset Description Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 CPSDVSR R/W 0x00 SSI Clock Prescale Divisor This value must be an even number from 2 to 254, depending on the

frequency of SSICIk. The LSB always returns 0 on reads.

SSI Clock Prescale (SSICPSR)

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM) SSI0 base: 0x4000.8000 Offset 0x014 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·			rese	rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		r r	rese	l erved	1		1 1			TXIM	RXIM	RTIM	RORIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	4	r	reserved		RO		0x00	compa	atibility v	uld not re vith futur	e produo	cts, the v	alue of	a reserv		
								prese	rved acr	oss a rea	aa-moai	iy-write (operatio	n.		
3			TXIM		R/W		0	SSI TI	ransmit	FIFO Inte	errupt M	ask				
								The T	XIM val	ues are o	defined a	as follow	/S:			
								Value	Descri	ption						
								0	TX FIF	O half-fu	ull or les	s conditi	ion inter	rupt is m	asked.	
								1	TX FIF	O half-fu	ull or les	s conditi	ion inter	rupt is n	ot maske	ed.
2			RXIM		R/W		0	SSI R	eceive F	FIFO Inte	errupt Ma	ask				
								The T	FE valu	es are de	efined as	follows	:			
								Value	Descri	ption						
								0	RX FI	- -O half-f	ull or mo	ore cond	ition inte	errupt is	masked	
								1	RX FII	O half-f	ull or mo	ore cond	ition inte	errupt is	not mas	ked.
1			RTIM		R/W		0	SSI R	eceive 7	īme-Out	Interrup	ot Mask				
								The R	TIM val	ues are o	defined a	as follow	/S:			
								Value	Descri	ption						
								0	RX FII	O time-	out inter	rupt is m	nasked.			
								1	RX FII	O time-	out inter	rupt is n	ot mask	ed.		

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				The RORIM values are defined as follows:
				Value Description

1

0 RX FIFO overrun interrupt is masked. RX FIFO overrun interrupt is not masked. SSI Raw Interrupt Status (SSIRIS)

.

.....

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 bas Offset 0x0 Type RO,	018			,													
туре ко,	31 31	3		29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1			Ì	rved				1	1		
Туре	RO	R	0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	C)	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	'	'		· ·	rese	rved		· ·				TXRIS	RXRIS	RTRIS	RORRIS
Туре	RO	R		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	Ľ)	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Bit/F	ield			Name		Туре	F	Reset	Descr	iption							
31	:4		re	eserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produ	cts, the	value of	a reserv	•	
3				TXRIS		RO		1	SSI T	ransmit I	FIFO Ra	w Interr	upt Stat	us			
									Indica	ites that	the trans	smit FIF	O is half	f full or le	ess, whe	n set.	
2	2		I	RXRIS		RO		0	SSI R	eceive F	IFO Rav	w Interru	ipt Statu	IS			
									Indica	ites that	the rece	ive FIFC) is half	full or m	ore, whe	en set.	
1			I	RTRIS		RO		0	SSI R	eceive T	ime-Out	Raw In	terrupt S	Status			
									Indica	ites that	the rece	ive time	-out has	occurre	d, when	set.	
0)		R	ORRIS		RO		0	SSI R	eceive C	Overrun	Raw Inte	errupt St	tatus			
									Indica	ites that	the rece	ive FIFC) has ov	rerflowed	d. when a	set.	
															,	-	

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1	reser	ved			1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
[15	14	13	12	11	10	9 erved	8	7	6	5	4	3 TXMIS	2 RXMIS	1 RTMIS	0 RORMIS
l														_		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31:	4		reserved		RO		0	compa	itibility w	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv		
3			TXMIS		RO		0	SSI Tr	ansmit I	FIFO Ma	sked In	terrupt S	tatus			
								Indicat	es that	the trans	smit FIF	O is half	full or le	ess, whe	n set.	
2			RXMIS		RO		0	SSI Re	eceive F	FIFO Mas	sked Int	errupt St	tatus			
								Indicat	es that	the rece	ive FIFC) is half	full or me	ore, whe	en set.	
1			RTMIS		RO		0	SSI Re	eceive T	īme-Out	Maske	d Interru	pt Status	6		
								Indicat	es that	the rece	ive time	-out has	occurre	d, when	set.	
0			RORMIS	i	RO		0	SSI Re	eceive C	Overrun I	Masked	Interrup	t Status			
								Indicat	es that	the rece	ive FIFC) has ov	erflowed	l, when s	set.	

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI0 bas Offset 0x	e: 0x40 020	Clear (S 00.8000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		ſ		1	rese	rved				1		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		î.	1	r r	r		rese	erved	r I	ſ			1 I		RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
Bit/F 31 1	:2		Name reserved RTIC		Type RO W1C		Reset 0x00 0	compa prese SSI R The R	are shou atibility v rved acr eceive 1 TIC valu e Descri No effe	vith futur oss a rea īme-Out ues are o	e produc ad-modi t Interrup defined a terrupt.	cts, the v fy-write ot Clear	of a rese value of a operation /s:	a reserv		
0)		RORIC		W1C		0	The R	ORIC va Descri No effe	llues are	•		ws:			

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	ſ	· · ·		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
110301															0	
	15	14	13	12	11 1	10	9	8	7	6	5	4	3	2	1	0
				rese	erved							PII	D4 I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
									-							
31	:8		reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produc	cts, the v	alue of	a reserv		
7:	0		PID4		RO		0x00	SSI P	eriphera	I ID Reg	ister[7:0]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	is periph	eral.

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved	1	1	1		1		1
Type	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	U	0	0	0	U	U	0	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•		I	1	PI	D5	I		I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv		
7:0	0		PID5		RO		0x00	SSI P	eriphera	I ID Reg	jister[15:	8]				
								Can b	e used l	oy softw	are to id	entify the	e preser	ice of thi	s periph	eral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

Type RO <																	
Type RO <		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td></td> <td></td> <td>1</td> <td>I</td> <td>I</td> <td>· · ·</td> <td></td> <td>1</td> <td>rese</td> <td>rved</td> <td>1</td> <td>I</td> <td>1</td> <td></td> <td>1</td> <td>I</td> <td>I</td>			1	I	I	· · ·		1	rese	rved	1	I	1		1	I	I
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 10 Type RO RO <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>RO 0</td>																	RO 0
Type RO <	10000															1	0
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <th></th> <th></th> <th>1</th> <th>1</th> <th>1</th> <th>r r</th> <th>10</th> <th>1</th> <th>1</th> <th></th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th>			1	1	1	r r	10	1	1		1	1	1	1	1	1	1
31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. 7:0 PID6 RO 0x00 SSI Peripheral ID Register[23:16]																	RO 0
compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. 7:0 PID6 RO 0x00 SSI Peripheral ID Register[23:16]	Bit/F	ield		Name		Туре		Reset	Descr	iption							
	31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the v	alue of	a reserv		
Can be used by software to identify the presence of this peripheral	7:	0		PID6		RO		0x00	SSI P	eriphera	I ID Reg	ister[23:	16]				
									Can b	e used l	by softw	are to id	entify the	e preser	nce of th	is periph	eral.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1				1	rese	rved	1	1			1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel									0			0			U	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		T	I		I	1	l Pli	D7	I	I	I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
7:0	0		PID7		RO		0x00	SSI P	eriphera	I ID Reg	ister[31:	24]				
								Can b	e used l	oy softw	are to id	entify the	e preser	ice of thi	is periph	eral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1					1	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		I I I I I I I reserved								PIDO								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0		
Bit/Field		Name			Туре	e Reset Descr			iption									
31:8		reserved		RO	compa			ftware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.										
7:	0	PID0		RO		0x22		•	ripheral ID Register[7:0] e used by software to identify the presence of this peripheral.									

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved													•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved							PID1									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field		Name			Type Reset		Descr	iption										
31:8		reserved		RO			compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7:	0	PID1			RO 0:		0x00	SSI P	SSI Peripheral ID Register [15:8]									
								Can b	Can be used by software to identify the presence of this peripheral.									

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					1	rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	i i	rese	rved		î	Ì		·		PI	D2	î	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID2 RO 0x18			eriphera be used b	0	-	-	e preser	ice of thi	s periph	eral.			

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	î	r 1		rved	-	1	r			1	PI		r		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
	-	-	-	-	-	-	-	-			-	-	-	-	-	
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility w	/ith futur	ely on the e produc ad-modif	cts, the v	alue of	a reserv	•	
7:	0		PID3		RO		0x01	SSI P	eriphera	I ID Reg	jister [31	:24]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of thi	s periph	eral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · · ·		1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved		•	•				CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID0		RO		0x0D	SSI P	rimeCell	ID Regi	ster [7:0]				
								Provid	des softw	vare a st	andard	cross-pe	ripheral	identific	ation sys	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				I	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Nesei															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			•				CI	D1	•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produo	cts, the v	alue of	a reserv		
7:	0		CID1		RO		0xF0	SSI P	rimeCell	ID Regi	ster [15:	8]				
								Provid	les softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · ·	rese	rved		1	1			r 1	CI	D2	1	ı	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
Bit/F	ield		Name		Туре	I	Reset	Descr	ription							
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produc	cts, the v	alue of	a reserv	•	
7:0	0		CID2 RO 0x05	0x05		rimeCell des softw		•	•	ripheral	identific	ation sy	stem.			

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Nesei															Ū	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				CI	D3		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv		
7:	0		CID3		RO		0xB1	SSI P	rimeCell	ID Regi	ster [31:	24]				
								Provid	les softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

14 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S8730 microcontroller includes one I^2C module, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

Devices on the I²C bus can be designated as either a master or a slave. The Stellaris[®] I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I²C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts; the I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the I^2C slave generates interrupts when data has been sent or requested by a master.

14.1 Block Diagram

Figure 14-1. I²C Block Diagram




14.2 Functional Description

The I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 14-2 on page 332.

See "I²C" on page 469 for I²C timing diagrams.

Figure 14-2. I²C Bus Configuration



14.2.1 I²C Bus Functional Overview


The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 332) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

14.2.1.1 START and STOP Conditions


The protocol of the I^2C bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 332.






14.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 14-4 on page 333. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 333). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

Figure 14-5. R/S Bit in First Byte




14.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 14-6 on page 333).

Figure 14-6. Data Validity During Bit Transfer on the I²C Bus

Figure 14-4. Complete Data Transfer with a 7-Bit Address



14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 333.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

14.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

CLK_PRD is the system clock period

 $\tt SCL_LP$ is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 351).

The I²C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 on page 334 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
33Mhz	0x10	97.1 Kbps	0x04	330 Kbps
40Mhz	0x13	100 Kbps	0x04	400 Kbps
50Mhz	0x18	100 Kbps	0x06	357 Kbps

Table 14-1. Examples of I²C Master Timer Period versus Speed Mode

14.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I²C master and I²C modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

14.2.3.1 I²C Master Interrupts

The I^2C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I^2C master interrupt, software must write a '1' to the I^2C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I^2C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I^2C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the **I²C Master Raw Interrupt Status (I2CMRIS)** register.

14.2.3.2 I²C Slave Interrupts

The slave module generates interrupts as it receives requests from an I^2C master. To enable the I^2C slave interrupt, write a '1' to the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the I^2C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

14.2.4 Loopback Operation

The I^2C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I^2C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

14.2.5 Command Sequence Flow Charts


This section details the steps required to perform the various I²C transfer types in both master and slave mode.

335


14.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.


Figure 14-7. Master Single SEND














Figure 14-10. Master Burst RECEIVE




Figure 14-11. Master Burst RECEIVE after Burst SEND





Figure 14-12. Master Burst SEND after Burst RECEIVE

14.2.5.2 I²C Slave Command Sequences

Figure 14-13 on page 342 presents the command sequence available for the I^2C slave.





14.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;
TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;
TPR = 9
```

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

14.4 I²C Register Map

Table 14-2 on page 343 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master 0: 0x4002.0000
- I²C Slave 0: 0x4002.0800

Table 14-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r				
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	345
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	346
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	350
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	351
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	352
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	353
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	354
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	355
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	356
I ² C Slave	1				
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	358
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	359
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	361
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	362

343

Offset	Name	Туре	Reset	Description	See page
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	363
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	364
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	365

14.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 357.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 Offset 0x000 Type R/W, reset 0x0000.0000

Type 10.00	, 10301	0,000															
	31	3	0 29		28	27	26	25	24	23	22	21	20	19	18	17	16
		-		- 1	- 1			1	rese	rved	1		1		1	1	_
Туре	RO	R	D RO) F	20	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	C	0		0	0	0	0	0	0	0	0	0	0	0	0	0
	15	1	4 13	3	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	reserve	ed		1	1		1	1	SA	1	1	1	R/S
Туре	RO	R			20	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	(0		0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Nan	ne		Туре		Reset	Descr	iption							
31:	:8		reser	ved		RO		0x00	comp	atibility v	vith futu	re produ	cts, the	of a rese value of operatio	a reserv		
7:'	1		SA	4		R/W		0	I ² C SI	ave Ado	lress						
									This f	ield spe	cifies bit	s A6 thro	ough A0	of the sl	ave add	ress.	
0	1		R/\$	S		R/W		0	Recei	ve/Senc	I						
									The R (Low)		pecifies	if the ne	xt opera	tion is a	Receive	(High)	or Send
									0: Sei	nd							
									1: Re	ceive							

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004

Type RO, reset 0x0000.0000

• •																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	rved	1 1		1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1 1		reserved		1			BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:7		reserved		RO 0x00		compa	atibility v	uld not re vith future oss a rea	e produ	cts, the	value of	a reserv	•		
6	;	I	BUSBSY	,	RO		0	Bus B	usy							
								otherv		ies the st bus is ic ons.						
5	;		IDLE		RO		0	I ² C Idl	е							
									•	ies the I ² controlle			te. If set,	, the con	troller is	idle;
4			ARBLST		RO		0	Arbitra	ation Lo	st						
			ARBLST						•	ies the re nerwise, f					controll	er lost

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	· · ·		1	rese	l erved			1	1	1		
Туре	WO	wo	WO	wo	WO	wo	wo	WO	WO	WO	WO	WO	WO	wo	wo	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Ì	1	r r	res	erved	1	1	Í	1	1	ACK	STOP	START	RUN
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31 3	:4	ı	Name reserved ACK	I	Type WO WO		Reset 0x00 0	compa prese	are shou atibility v	vith futu oss a re	re produ ad-mod	ne value o ucts, the v lify-write	value of	a reserv	•	
								When	set, cau	ises rec	eived da	ata byte to ding in Ta		0		natically
2			STOP		WO		0	Gene	rate STC)P						
									set, cau ling in Ta		-	tion of th ge 348.	e STOP	conditio	on. See fi	eld

Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 348.
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding

in Table 14-3 on page 348.

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Idle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	Image: Constraint of the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec					START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).			
	1	1	1	1	Illegal.	
	All other co	mbination	s not listed	NOP.		
Master Transmit	х	Х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	х	х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-op	perations.	NOP.

	I2CMSA[0]		I2CMC	CS[3:0]		Description
State	R/S	ACK	STOP	START	RUN	7
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	X 1 1	0	1	lllegal.		
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	berations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Maste Offset 0x0	ster Dat er 0 base: 008 /, reset 0x0	0x4002.	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1						1	rese	rved	i I		1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		· · · ·	rese	rved		1	1		Î I		ו D	ATA	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	r	eserved		RO		0x00	compa	atibility v	vith futur	e produ	icts, the	of a rese value of operatio	a reserv	•	vide hould be
7:	0		DATA		R/W		0x00	Data ⁻	Transfer	red						
								Data t	ransferr	ed durin	g transa	action.				

Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

Offset 0x0	00C	se: 0x4002 0x0000.0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		· · ·			rese	rved I	1		1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		I	1	1 Ti	I PR			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of a operation	a reserve	•	vide nould be
7:0	0		TPR		R/W		0x1	SCL 0	Clock Pe	riod						
								This fi	eld spec	cifies the	period	of the S	CL clock			
								SCL_	PRD =	2*(1 +	TPR)*	(SCL_L	P + SC	L_HP)*(CLK_PF	2D
								where	:							
								SCL_I	PRD i s th	ie SCL li	ne peric	od (I ² C c	lock).			
								TPR is	s the Tim	ner Perio	d regist	er value	(range c	of 1 to 25	5).	
								SCL_	LP is the	SCL Lo	w perio	d (fixed a	at 6).			
								SCL_I	HP is the	SCL Hi	gh perio	d (fixed	at 4).			

I2C Master Interrupt Mask (I2CMIMR)

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Maste Offset 0x0 Type R/W	010															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	I I	1			1	rese	rved			1	1	r	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	I			1	reserved			1	1	1	I	r	ІМ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:1		reserved		RO		0x00	compa	atibility w	/ith futur	e produ	cts, the	of a rese value of operatio	a reserv	•	vide nould be
0)		IM		R/W		0	Interru	upt Mask	ζ.						
								This b	it contro	ls wheth	ner a rav	v interru	pt is pror	noted to	a contr	oller

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000 Offset 0x014 Type RO, reset 0x0000.0000

Type IXO,	16361 07	.0000.000	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	r r				1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	г т		1		1	reserved								RIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:1	l	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produo	cts, the v	alue of	a reserv	•	
0			RIS		RO		0	Raw I	nterrupt	Status						
									it specifi r block.			•			•	

not pending.

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C Mast Offset 0x	er 0 base 018	e: 0x4002		010100	(,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1 1				ì	resei	ved	1	1	1	1	1	1	I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	reserved		1	1	1	1	1	1	MIS
Туре	RO 0	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO 0	RO 0	RO	RO	RO
Reset Bit/F	-	0	0 Name	0	о Туре	0	0 Reset	0 Descri	0 ption	0	0	0	U	0	0	0
31	:1		reserved		RO		0x00	compa	atibility v	vith futu	re produ	ne value licts, the v lify-write	alue of	a reserv	•	
C)		MIS		RO		0	Maske	d Interr	upt Stat	tus					
								This bi	t specifi	es the r	aw interr	unt state	(after m	asking)	of the l^2	master

This bit specifies the raw interrupt state (after masking) of the I²C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C Master Interrupt Clear (I2CMICR)

120 1010		cirupt		2010101	v											
Offset 0x	01C	e: 0x4002 x0000.000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T		1			1	resei	ved			1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	1			1	reserved				1	1	1	1	IC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31	:1	I	reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	cts, the		a reserv	. To prov ed bit sh	vide nould be
0	1		IC		WO		0	Interru	pt Clea	r						
								This b	it contro	Is the cle	earing o	f the raw	/ interrup	ot. A writ	e of 1 cl	ears the

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

I2C Master Configuration (I2CMCR)

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Maste Offset 0x0 Type R/W	er 0 base 020	e: 0x4002														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•		1	· ·		1	rese	erved			•				'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•	reser	ved	1	•			SFE	MFE		reserved		LPBK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:6	I	reserved		RO		0x00	comp		vith futur	e produ	cts, the v	alue of	erved bit. a reserve n.		
5	;		SFE		R/W		0	I ² C SI	ave Fun	ction En	able					
									•					perate in a mode is c		
4			MFE		R/W		0	I ² C M	aster Fu	nction E	nable					
								set, N	•	ode is ei	nabled; o	otherwis		perate in I er mode i		
3:	1	ı	reserved		RO		0x00	comp		vith futur	e produ	cts, the v	alue of	erved bit. a reserve n.		
0)		LPBK		R/W		0	I ² C Lo	oopback							
								Loopt	back moo	de. If set	, the dev	vice is p	ut in a te	ating nor est mode normally.		

14.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I^2C Master)" on page 344.

I2C Slave Own Address (I2CSOAR)

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I^2C device on the I^2C bus.

I2C Slave Offset 0x0 Type R/W	000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	1 1 1		1	rese	I erved	1	1	1	1		1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-	1		reserved		,	1	1		1	1	OAR		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31	:7		reserved		RO		0x00	comp	atibility v	vith futur	e produ	ne value ucts, the lify-write	value of	a reserv	•	
6:	0		OAR		R/W		0x00	I ² C SI	lave Ow	n Addres	SS					
								This f	ield spec	cifies bits	s A6 thr	ough A0	of the sl	ave ado	lress.	

September 02, 2007 www.DataSheet4U.com

Preliminary

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris[®] device detects its own slave address and receives the first data byte from the I^2C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] I^2C device has received a data byte from an I^2C master. Read one data byte from the I^2C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] I^2C device is addressed as a Slave Transmitter. Write one data byte into the I^2C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] I^2C slave operation.

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004

Offset 0x004 Type RO, reset 0x0000.0000

, ,																			
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	reserved																		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
					· ·		reserved			•		•		FBR	TREQ	RREQ			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Field			Name		Туре		Reset	Description											
31:3		reserved			RO		0x00		Software should not rely on the value of a reserved bit. To provide										
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
								preserved across a read-modily-write operation.											
2		FBR			RO		0	First Byte Received											
									Indicates that the first byte following the slave's own address is received.										
		This bit is only valid when the RREQ bit is set, and is automatically																	
									when data has been read from the I2CSDR register.										
								Note:	Thi	s bit is no	ot used f	for slave	transmi	t operati	ons.				
1		TREQ			RO	0		Transmit Request											
								This bit specifies the state of the I ² C slave with regards to outstanding											
									transmit requests. If set, the I^2C unit has been addressed as a slave										
					transmitter and uses clock stretching to delay the master until data has														
						been written to the I2CSDR register. Otherwise, there is no outstanding													
								transmit request.											
0	0		RREQ				0		Receive Request										
Ū					RO		Ŭ	This bit specifies the status of the I ² C slave with regards to outstanding											
										ies the s sts. If se									
										er and us									
										n read fro									
									s outsta				- 9.0.01.		- 5, 1				
										0									

359

Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved																	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	1	г <u>г</u>		1	reserved						r	1	DA		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0		
Bit/Field		Name		Туре	ype Reset		Descr	Description										
31:1			reserved		RO	0x00		compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
0)	DA		WO	0			Device Active 1=Enables the I ² C slave operation.										

0=Disables the I^2C slave operation.

Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Sla	ive Dat	a (I2CS	SDR)													
I2C Slave Offset 0x0 Type R/W	008															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	ì	1	i i		Ì	rese	rved I	Î	i i	I	1		1	ľ
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	ì	rese	rved		1	i -		1	1	T DA	ATA		Ì	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	I	RO		0x00	compa	atibility v	uld not re with futur oss a re	e produ	cts, the	value of	a reserv	•	vide nould be
7:	0		DATA		R/W		0x0	Data f	or Trans	sfer						
								This fi opera		ains the	data for	transfer	during a	slave re	ceive or	transmit

I2C Slave Interrupt Mask (I2CSIMR)

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offset 0x	00C	0x4002.0 x0000.000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	reser	rved						1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ſ		1	reserved							1	IM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31	:1	r	eserved		RO		0x00	compa	atibility v	ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0			IM		R/W		0	Interru	ipt Mask	ζ.						
								This b	it contro	ls wheth	er a rav	v interrup	ot is pror	noted to	a contro	oller

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave	Raw	Interrupt Status	(I2CSRIS)
-----------	-----	------------------	-----------

I2C Slave 0 base: 0x4002.0800 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		1	rese	rved		1	1		1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		, , , , , , , , , , , , , , , , , , ,		T	reserved	1		1	1		1	1	RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:1		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	
0	I		RIS		RO		0	Raw I	nterrupt	Status						
									oit specifi block. If			•			0,	

pending.

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved		1	· · · ·		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1	reserved			1			1	1	MIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31	:1		reserved	l	RO		0x00	compa	atibility v	ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0)		MIS		RO		0	Maske	ed Interr	upt State	us					
								This b	it specifi	es the ra	aw interi	upt state	e (after n	nasking)	of the I ²	C slave

block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt.

I2C Slave Interrupt Clear (I2CSICR)

Offset 0x	018	0x4002.0 x0000.000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1		1	reserved		1				1	1	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:1	r	reserved	I	RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
0	1		IC		WO		0	Clear	Interrup	t						
										ols the cle erwise a v	-		•			

read of this register returns no meaningful data.

September 02, 2007

365

15 Controller Area Network (CAN) Module

15.1 Controller Area Network Overview

Controller Area Network (CAN) is a multicast shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 m).


15.2 Controller Area Network Features

The Stellaris[®] CAN module supports the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects
- Each message object has its own identifier mask
- Maskable interrupt
- Disable Automatic Retransmission mode for Time Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode
- Gluelessly attach to an external CAN PHY through the CANOTX and CANORX pins

15.3 Controller Area Network Block Diagram

Figure 15-1. CAN Module Block Diagram



15.4 Controller Area Network Functional Description

The CAN module conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These are accessed via the CAN message object register interface. The message memory is not directly accessable in the Stellaris[®] memory map, so the Stellaris[®] CAN controller provides an interface to communicate with the message memory.

The CAN message object register interface provides two register sets for communicating with the message objects. Since there is no direct access to the message object memory, these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that needs to be processed.

15.4.1 Initialization

The software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register, with software or by a hardware reset, or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the status of the CAN transmit output is recessive (High). Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible when in the initialization state.

To initialize the CAN controller, set the **CAN Bit Timing (CANBIT)** register and configure each message object. If a message object is not needed, it is sufficient to set it as not valid by clearing the MsgVal bit in the **CANIFnARB2** register. Otherwise, the whole message object has to be initialized, as the fields of the message object may not have valid information causing unexpected results. Access to the **CAN Bit Timing (CANBIT)** register and to the **CAN Baud Rate Prescalar Extension (CANBRPE)** register to configure the bit timing are enabled when both the INIT and CCE bits in the **CANCTL** register are set. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (Bus Idle) before it takes part in bus activities and starts message transfers. The initialization of the message objects is independent of being in the initialization state and can be done on the fly, but message objects should all be configured to particular identifiers or set to not valid before the BSP starts the message transfer. To change the configuration of a message object during normal operation, set the MsgVal bit in the **CANIFnARB2** register to 0 (not valid). When the configuration is completed, MsgVal is set to 1 again (valid).

15.4.2 Operation

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is reset to 0, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As messages are received, they are stored in their appropriate message objects if they pass the message handler's filtering. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the Msk bits in the **CANIFnMSKn** registers) is used, the arbitration bits which are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message any time via the CAN Interface Registers (CANIFnCRQ, CANIFnCMSK, CANIFnMSKn, CANIFnARBn, CANIFnMCTL, CANIFnDAn, and CANIFnDBn). The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects are under the control of the software that is managing the CAN hardware. These can be message objects used for one-time data transfers, or permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. To start the transmission, the TxRqst bit in the **CANTXRQn** register and the NewDat bit in the **CANNWDAn** register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier for the message object. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

There are two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**), which are used to access the Message Objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The function of the two sets are independent and identical and can be used to queue transactions.

15.4.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if there is no data transfer between the CAN Interface Registers and message RAM, the valid message object with the highest priority and that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NewDat bit is reset and can be viewed in the **CANNWDAn** register. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TxRqst bit in the **CANIFnCMSK** register is reset. If the TxIE bit in the **CANIFnMCTL** register is set, the IntPnd bit in the **CANIFnMCTL** register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

15.4.4 Configuring a Transmit Message Object

Table 15-1 on page 370 specifies the bit settings for a transmit message object.

369

Table 15-1. Transmit Message Object Bit Settings

Register	CANIFnARB2	CAI	NIFnC	MSK	CANIFnMCTL	CANIFnARB2			CA	NIFnN	ICTL		
Bit	MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
Value	1	appl	appl	appl	1	1	0	0	0	appl	0	appl	0

The Xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of the outgoing message. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [28:18] of **CANIFnARB1**, as bits 17:0 of **CANIFnARBn** are not used by the CAN controller for 11-bit identifiers.

If the TxIE bit is set, the IntPnd bit is set after a successful transmission of the message object.

If the RmtEn bit is set, a matching received Remote Frame causes the TxRqst bit to be set and the Remote Frame is autonomously answered by a Data Frame with the data from the message object.

The DLC bit in the **CANIFnMCTL** register is set by an application. TxRqst and RmtEn may not be set before the data is valid.

The CAN mask registers (Msk bits in CANIFnMSKn, UMask bit in CANIFnMCTL register, and MXtd and MDir bits in CANIFnMSK2 register) may be used (UMask=1) to allow groups of Remote Frames with similar identifiers to set the TxRqst bit. The Dir bit should not be masked.

15.4.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MsgVal nor the TxRqst bits have to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn** or **CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the **CANIFnDAn** or **CANIFnDBn** register or the message object is transferred to the **CANIFnDAn** or **CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WR, NewDat, DataA, and DataB bits are written to the CAN IFn Command Mask (CANIFnMSKn) register, followed by writing the CAN IFn Data registers, and then the number of the message object is written to the CAN IFn Command Request (CANIFnCRQ) register, to update the data bytes and the TxRqst bit at the same time.

To prevent the reset of TxRqst at the end of a transmission that may already be in progress while the data is updated, NewDat has to be set together with TxRqst. When NewDat is set together with TxRqst, NewDat is reset as soon as the new transmission has started.

15.4.6 Accepting Received Message Objects

When the arbitration and control field (ID + Xtd + RmtEn + DLC) of an incoming message is completely shifted into the CAN module, the message handling capability of the module starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the Acceptance Filtering unit is loaded with the arbitration bits from the core. Then the arbitration and mask fields (including MsgVal, UMask, NewDat, and EoB) of message object 1 are loaded into the Acceptance Filtering unit and compared with the arbitration field from the shift register. This is repeated with each following message object until a matching message object is found or until the end of the message RAM is reached. If a match occurs, the scanning is stopped and the message handler proceeds depending on the type of frame received.

15.4.7 Receiving a Data Frame

The message handler stores the message from the CAN module receive shift register into the respective message object in the message RAM. It stores the data bytes, all arbitration bits, and the Data Length Code into the corresponding message object. This is implemented to keep the data bytes connected with the identifier even if arbitration mask registers are used. The CANIFnMCTL.NewDat bit is set to indicate that new data has been received. The CPU should reset CANIFnMCTL.NewDat when it reads the message object to indicate to the controller that the message has been received and the buffer is free to receive more messages. If the CAN controller receives a message and the CANIFnMCTL.NewDat bit was already set, the MsgLst bit is set to indicate that the previous data was lost. If the CANIFnMCTL.RxIE bit is set, the CANIFnMCTL.IntPnd bit is set, causing the CANIFnMCTL.TxRqst bit of this message object is reset to prevent the transmission of a Remote Frame, while the requested Data Frame has just been received.

15.4.8 Receiving a Remote Frame

When a Remote Frame is received, three different configurations of the matching message object have to be considered:

Dir = 1 (direction = transmit), RmtEn = 1, UMask = 1 or 0

At the reception of a matching Remote Frame, the TxRqst bit of this message object is set. The rest of the message object remains unchanged.

Dir = 1 (direction = transmit), RmtEn = 0, UMask = 0

At the reception of a matching Remote Frame, the TxRqst bit of this message object remains unchanged; the Remote Frame is ignored. This remote frame is disabled and will not automatically respond or indicate that the remote frame ever happened.

Dir = 1 (direction = transmit), RmtEn = 0, UMask = 1

At the reception of a matching Remote Frame, the TxRqst bit of this message object is reset. The arbitration and control field (ID + Xtd + RmtEn + DLC) from the shift register is stored into the message object in the message RAM and the NewDat bit of this message object is set. The data field of the message object remains unchanged; the Remote Frame is treated similar to a received Data Frame. This is useful for a remote data request from another CAN device for which the Stellaris[®] controller does not have readily available data. The software must fill the data and answer the frame manually.

15.4.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This should not be confused with the message identifier as that priority is enforced by the CAN bus. This means that if message object 1 and message object 2 both have valid messages that need to be transmitted, message object 1 will always be transmitted first regardless of the message identifier in the message object itself.

15.4.10 Configuring a Receive Message Object

Table 15-2 on page 372 specifies the bit settings for a transmit message object.

Table 15-2. Receive Message Object Bit Settings

Register	CANIFnARB2	CA	NIFnC	MSK	CANIFnMCTL	CANIFnARB2			CA	NIFnM	ICTL		
Bit	MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
Value	1	appl	appl	appl	1	0	0	0	appl	0	0	0	0

The Xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of accepted received messages. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [28:18] of **CANIFnARB1**, and bits [17:0] are ignored by the CAN controller. When a Data Frame with an 11-bit Identifier is received, bits [17:0] are set to 0.

If the RxIE bit is set, the IntPnd bit is set when a received Data Frame is accepted and stored in the message object.

When the message handler stores a Data Frame in the message object, it stores the received Data Length Code and eight data bytes. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by nonspecified values.

The CAN mask registers (Msk bits in CANIFnMSKn, UMask bit in CANIFnMCTL register, and MXtd and MDir bits in CANIFnMSK2 register) may be used (UMask=1) to allow groups of Data Frames with similar identifiers to be accepted. The Dir bit should not be masked in typical applications.

15.4.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CAN IFn Command Mask (CANIFnCMSK)** register and then writes the number of the message object to the **CAN IFn Command Request** (**CANIFnCRQ**) register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NewDat and IntPnd bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt being generated by this message object.

If the message object uses masks for acceptance filtering, the arbitration bits show which of the matching messages has been received.

The actual value of MewDat shows whether a new message has been received since the last time this message object was read. The actual value of MsgLst shows whether more than one message has been received since the last time this message object was read. MsgLst is not automatically reset.

Using a Remote Frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TxRqst bit of a receive object causes the transmission of a Remote Frame with the receive object's identifier. This Remote Frame triggers the other CAN node to start the transmission of the matching Data Frame. If the matching Data Frame is received before the Remote Frame could be transmitted, the TxRqst bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data, slightly earlier than expected.

15.4.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it.

The Status Interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number. A message interrupt is cleared by clearing the message object's IntPnd bit. The Status Interrupt is cleared by reading the **CAN Status** (CANSTS) register.

The interrupt identifier IntId in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register holds the value to 0. If the value of **CANINT** is different from 0, then there is an interrupt pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the CPU is active. The interrupt line remains active until **CANINT** is 0, all interrupt sources have been cleared, (the cause of the interrupt is reset), or until IE is reset, which disables interrupts from the CAN controller.

The value 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register (Error Interrupt or Status Interrupt). This indicates that there is either a new Error Interrupt or a new Status Interrupt. A write access can clear the RxOK, TxOK, and LEC flags in the **CANSTS** register, however, only a read access to the **CANSTS** register will clear the source of the status interrupt.

IntId points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the status register may cause an interrupt. The EIE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the microcontroller's interrupt controller. The **CANINT** interrupt register is updated even when the IE bit is set to zero.

There are two possibilities when handling the source of a message interrupt. The first is to read the IntId bit in the **CANINT** interrupt register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and reset the message object's IntPnd at the same time by setting the ClrIntPnd bit in the CAN IFn Command Mask (CANIFnCMSK) register. When the IntPnd bit is cleared, the CANINT register will contain the message number for the next message object with a pending interrupt.

15.4.13 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

15.4.14 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations

remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 15-2 on page 374): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 15-3 on page 374). The length of the time quantum (tq), which is the basic time unit of the bit time, is defined by the CAN controller's system clock (fsys) and the Baud Rate Prescaler (BRP):

tq = BRP / fsys

The CAN module's system clock fsys is the frequency of its CAN module clock (CAN_CLK) input.


The Synchronization Segment Sync_Seg is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync_Seg and the Sync_Seg is called the *phase error* of that edge.

The Propagation Time Segment Prop_Seg is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase_Seg1 and Phase_Seg2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.







Parameter	Range	Remark
BRP	[1 32]	Defines the length of the time quantum t_q
Sync_Seg	1 t _q	Fixed length, synchronization of bus input to system clock
Prop_Seg	[1 8] t _q	Compensates for the physical delay times
Phase_Seg1	[1 8] t _q	May be lengthened temporarily by synchronization
Phase_Seg2	[1 8] t _q	May be shortened temporarily by synchronization

Parameter	Range	Remark
SJW	[1 4] t _q	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is combined with Phase_Seg2 (as TSEG2) in one byte, and SJW and BRP are combined in the other byte.

In these bit timing registers, the four components TSEG1, TSEG2, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits. Therefore, the length of the bit time is (programmed values):

[TSEG1 + TSEG2 + 3] tq

or (functional values):

[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq

The data in the bit timing registers are the configuration input of the CAN protocol controller. The Baud Rate Prescalar (configured by BRP) defines the length of the time quantum, the basic time unit of the bit time; the Bit Timing Logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the Sample Point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. It generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the Sample Point and processes the sampled bus input bit. The time after the Sample Point that is needed to calculate the next bit to be sent (that is, the data bit, CRC bit, stuff bit, error flag, or idle) is called the Information Processing Time (IPT).

The IPT is application-specific but may not be longer than 2 tq; the CAN's IPT is 0 tq. Its length is the lower limit of the programmed length of Phase_Seg2. In case of synchronization, Phase_Seg2 may be shortened to a value less than IPT, which does not affect bus timing.

15.4.15 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the desired bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is the $Prop_Seg$. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for $Prop_Seg$ is converted into time quanta (rounded up to the nearest integer multiple of tq).

The Sync_Seg is 1 tq long (fixed), which leaves (bit time - Prop_Seg - 1) tq for the two Phase Buffer Segments. If the number of remaining tq is even, the Phase Buffer Segments have the same length, that is, Phase_Seg2 = Phase_Seg1, else Phase_Seg2 = Phase_Seg1 + 1.

375

The minimum nominal length of Phase_Seg2 has to be regarded as well. Phase_Seg2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2] tq.

The length of the Synchronization Jump Width is set to its maximum value, which is the minimum of 4 and Phase_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

(1 - df) x fnom <= fosc <= (1 + df) x fnom

where:

- df = maximum tolerance of oscillator frequency
- fosc = actual oscillator frequency
- fnom = nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

```
df <= (Phase_Seg1,Phase_Seg2)min/ 2 x (13 x tbit - Phase_Seg2)
dfmax = 2 x df x fnom</pre>
```

where:

- Phase_Seg1 and Phase_Seg2 are from Table 15-3 on page 374
- tbit = Bit Time
- dfmax = maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

The resulting configuration is written into the CAN Bit Timing (CANBIT) register :

(Phase_Seg2-1)&(Phase_Seg1+Prop_Seg-1)&(SynchronizationJumpWidth-1)&(Prescaler-1)

15.4.15.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN_CLK is 10 MHz, BRP is 0, and the bit rate is 1 Mbps.

```
tq 100 ns = tCAN_CLK
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
```

```
tProp 600 ns = 6 × tq
tSJW 100 ns = 1 × tq
tTSeg1 700 ns = tProp + tSJW
tTSeg2 200 ns = Information Processing Time + 1 × tq
tSync-Seg 100 ns = 1 × tq
bit time 1000 ns = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 0.39 % =
min(PB1,PB2)/ 2 × (13 x bit time - PB2) =
0.1us/ 2 x (13x 1us - 2us)
```

In the above example, the concatenated bit time parameters are (2-1)3&(7-1)4&(1-1)2&(1-1)6, and **CANBIT** is programmed to 0x1600.

15.4.15.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of CAN_CLK is 2 MHz, BRP is 1, and the bit rate is 100 Kbps.

```
tq 1 ms = 2 × tCAN_CLK
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 1 ms = 1 × tq
tSJW 4 ms = 4 × tq
tTSeg1 5 ms = tProp + tSJW
tTSeg2 4 ms = Information Processing Time + 3 × tq
tSync-Seg 1 ms = 1 × tq
bit time 10 ms = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 1.58 % =
min(PB1,PB2)/ 2 x (13 x bit time - PB2) =
4us/ 2 x (13 x 10us - 4us)
```

In this example, the concatenated bit time parameters are (4-1)3&(5-1)4&(4-1)2&(2-1)6, and **CANBIT** is programmed to 0x34C1.

15.5 Controller Area Network Register Map

Table 15-4 on page 377 lists the registers. All addresses given are relative to the CAN base address of:

CAN0: 0x4004.0000

All accesses are on word (32-bit) boundaries.

Offset	Name	Туре	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	380
0x004	CANSTS	R/W	0x0000.0000	CAN Status	382
0x008	CANERR	RO	0x0000.0000	CAN Error Counter	385
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	386
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	388

Table 15-4. CAN Register Map

377

Offset	Name	Туре	Reset	Description	See page
0x014	CANTST	R/W	0x0000.0000	CAN Test	389
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescalar Extension	391
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	392
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	393
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	396
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	397
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	398
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	399
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	400
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	402
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	402
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	402
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	402
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	392
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	393
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	396
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	397
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	398
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	399
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	400
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	402
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	402
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	402
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	402
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	403
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	403
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	404
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	404
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	405
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	405
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	406
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	406

15.6 Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers which are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

CAN Control (CANCTL)

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or resetting INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is reset, each time a sequence of 11 High bits has been monitored, a BitOError code is written to the **CANSTS** status register, enabling the CPU to readily check whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the proceeding of the bus-off recovery sequence.

CAN0 bas Offset 0x0 Type R/W	se: 0x40 000		ŗ													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		'	•	Test	CCE	DAR	reserved	EIE	SIE	IE	INIT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:8 reserved RO 0x0000 Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.																
7 Test R/W 0 Test Mode Enable																
								0: Nor	rmal Ope	eration						
									t Mode							
6			CCE		R/W		0	Config	guration	Change	Enable					
								0: Do	not allov	v write a	ccess to	the CA	NBIT re	gister.		
								1: Allo	ow write	access t	o the C	ANBIT re	egister if	the INI	T bit is	1.
5			DAR		R/W		0	Disab	le Autom	natic Ret	ransmis	sion				
								0: Aut	o retrans	smission	ı of distu	Irbed me	ssades	is enabl	ed.	
									o retrans				0			
															_	
4			reserved		RO		0	compa	atibility w	ith futur/	e produ	e value o cts, the v fy-write o	alue of	a reserv		
3			EIE		R/W		0	Error	Interrupt	Enable						
								0: Dis	abled. N	o Error S	Status ir	nterrupt is	s genera	ated.		
	1: Enabled. A change in the Boff or EWarn bits in the CANSTS registe generates an interrupt.											register				

www.DataSheet4U.com

Bit/Field	Name	Туре	Reset	Description
2	SIE	R/W	0	Status Change Interrupt Enable
				0: Disabled. No Status Change interrupt is generated.
				1: Enabled. An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the $TxOk$ or $RxOk$ bits in the CANSTS register generates an interrupt.
1	IE	R/W	0	CAN Interrupt Enable
				0: Interrupt disabled.
				1: Interrupt enabled.
0	INIT	R/W	1	Initialization
				0: Normal operation.
				1: Initialization started.

CAN Status (CANSTS)

Register 2: CAN Status (CANSTS), offset 0x004

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared to 0 when a message has been transferred (reception or transmission) without error. The unused error code 7 may be written by the CPU to check for updates.

An Error Interrupt is generated by the BOff and EWarn bits and a Status Change Interrupt is generated by the RxOk, TxOk, and LEC bits, assuming that the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPass bit or a write to the RxOk, TxOk, or LEC bits does not generate an interrupt.

Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

CAN0 ba Offset 0x0 Type R/W	004		000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1			1	rese	erved	1				1		•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	rved				BOff	EWarn	EPass	RxOK	TxOK		LEC			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/F	ield		Name		Туре	I	Reset	Descr	iption									
31:	:8		reserved	l	RO	0	x0000	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv				
7	7 BOff				RO		0		Off Statu		<i></i>							
								0: Module is not in bus-off state.										
								1: Mo	dule is ii	n bus-off	state.							
6	i		EWarn		RO		0	Warni	ng Statu	IS								
								0: Bot	h error o	counters	are belo	w the e	rror warr	ning limit	t of 96.			
									1: At least one of the error counters has reached the error warning lim of 96.							ing limit		
5	5 EPass RO 0								Error Passive									
										nodule is count is					the rece	eive or		
										nodule is count is				te, that is	s, the re	ceive or		

Bit/Field	Name	Туре	Reset	Description
4	RxOK	R/W	0	Received a Message Successfully
				0: Since this bit was last reset to 0, no message has been successfully received.
				1: Since this bit was last reset to 0, a message has been successfully received, independent of the result of the acceptance filtering.
				This bit is never reset by the CAN module.
3	TxOK	R/W	0	Transmitted a Message Successfully
				0: Since this bit was last reset to 0, no message has been successfully transmitted.
				1: Since this bit was last reset to 0, a message has been successfully transmitted error-free and acknowledged by at least one other node.

This bit is never reset by the CAN module.

Bit/Field	Name	Туре	Reset	Description
2:0	LEC	R/W	0x0	Last Error Code
				This is the type of the last error to occur on the CAN bus.
				Value Definition
				0x1 Stuff Error
				More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
				0x2 Form Error
				A fixed format part of the received frame has the wrong format.
				0x3 ACK Error
				The message transmitted was not acknowledged by another node.
				0x4 Bit 1 Error
				When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.
				A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).
				0x5 Bit 0 Error
				A Bit 0 Error indicates that the device wanted to send a Low level (logical 0) but the monitored bus value was High (logical 1).
				During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. This enables the CPU to monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.
				0x6 CRC Error
				The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.
				0x7 Unused
				When the LEC bit shows this value, no CAN bus event was detected since the CPU wrote this value to LEC.

Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN0 ba Offset 0x Type RO,	008	04.0000 ‹0000.000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	і і і		1	rese	rved	1	1	1			1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RP		1	1	REC		1	1		1	8	T	EC		8	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name Type F					Descr	ription							
31:	16	I	reserved		RO	C	x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
15	5		RP		RO		0	Recei	ved Erro	or Passiv	/e					
								0: The less).	e Receiv	e Error o	counter i	s below	the Erro	r Passiv	e level ((127 or
								1: The Receive Error counter has reached the Error Passive level (128 or greater).								
14	:8		REC		RO		0x0	Recei	ve Error	Counte	r					
								State	of the re	eceiver e	rror cou	nter (0 to	o 127).			
7:	0		TEC		RO		0x0	Trans	mit Erro	r Counte	er					
State of the transmit error counter (0 to 255).																

CAN Error Counter (CANERR)

CAN Bit Timing (CANBIT)

16

RO

0

0

R/W

1

17

RO

0

R/W

0

Register 4: CAN Bit Timing (CANBIT), offset 0x00C

This register is used to program the bit width and bit guantum. Values are to be programmed to the system clock frequency. This register is write-enabled by the CCE and INIT bits in the CANCTL register.

With a CAN module clock (CAN CLK) of 8 MHz, the register reset value of 0x230 configures the CAN for a bit rate of 500 Kbps.

CAN0 base: 0x4004.0000 Offset 0x00C Type R/W, reset 0x0000.2301 31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved RO RO RO RO RO RO RO RO RO RO RO RO RO RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 10 14 12 11 9 8 6 5 2 BRP TSea2 SJW reserved TSeg1 Туре RO R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 Reset 1 1 1 **Bit/Field** Name Туре Reset Description 31:15 reserved RO 0x0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 14:12 TSeg2 R/W Time Segment after Sample Point 0x2 0x00-0x07: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. So, for example, a reset value of 0x2 defines that there is 3(2+1) bit time quanta defined for Phase_Seg2 (see Figure 15-2 on page 374). The bit time quanta is defined by BRP. 11:8 TSeg1 R/W 0x3 Time Segment Before Sample Point 0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. So, for example, the reset value of 0x3 defines that there is 4(3+1) bit time quanta defined for Phase_Seg1 (see Figure 15-2 on page 374). The bit time quanta is define by BRP. 7:6 SJW R/W 0x0 (Re)Synchronization Jump Width 0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of TSeg2 or TSeg1 by the value in SJW. So the reset value of 0 adjusts the length by 1 bit time quanta.

Bit/Field	Name	Туре	Reset	Description
5:0	BRP	R/W	0x1	Baud Rate Prescalar
				0x00-0x03F: The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				BRP defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1).

The **BRPRE** register can be used to further divide the bit time.

Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

If several interrupts are pending, the CAN Interrupt (CANINT) register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it. If the IntId bit is not 0x0000 (the default) and the IE bit in the CANCTL register is set, the interrupt is active. The interrupt line remains active until the IntId bit is set back to 0x0000 when the cause of all interrupts are reset or until IE is reset.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 Offset 0x010

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		Î	r r		т т т		ì	reser	ved		Ì	Ì	1	Î	î	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	т т		т т т		1	I I Int	ld		r	1	1	1	T		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F 31:"			Name		Type RO		Reset 0x0000	Description Software should not rely on the value of a reserved bit. To provide									
								compa		ith futur	e produ	cts, the v	value of	a reserv	•	nould be	
15:	0		Intld		RO	C)x0000	Interru	pt Identi	fier							
								The nu	umber in	this fiel	d indica	tes the s	source o	f the inte	errupt.		
								Value		Defi	nition						
								0x000	00	No interrupt pending							
								0x000	1-0x002	0 Num inter		ne mess	age obje	ect that o	caused f	he	
						0x002	1-0x7FF	F Unu	sed								
						0x800	00	Stat	us Interr	upt							
								0x8001-0xFFFF Unused									

Register 6: CAN Test (CANTST), offset 0x014

This is the test mode register for self-test and external pin access. It is write-enabled by the Test bit in the **CANCTL** register. Different test functions may be combined but when the Tx bit is not equal to 0x0, it disturbs message transmits.

CAN0 ba Offset 0x Type R/W	014		000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							1	rese	erved			1		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				reser					Rx		x	LBack	Silent	Basic		rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31	:8		reserved		RO	()x0000	compa	atibility v	vith futur	e produ	ne value icts, the ify-write	value of	a reserv				
7			Rx		RO		ve Obse	rvation										
Displays th										alue on	the CAN	InRx pin						
6:	5		Tx		R/W		0x0	Trans	mit Cont	rol								
								Overr	ides con	trol of th	e CANn1	$r_x pin.$						
								Value	e Descri	ption								
								00	CAN_	TX is co	ntrolled	by the C	AN mod	ule (defa	ault)			
								01	Sampl	mple Point signal driven on the CAN_TX pin .N_TX drives a Low value								
								10	CAN_	TX drive	s a Low	value						
								11	CAN_	TX drive	s a Higł	n value						
4			LBack		R/W		0	Loopt	oack Mo	de								
								0: Dis	abled.									
								1: Ena	abled.									
3 Silent R/W 0 Silent Mode									Silent Mode									
Do not transmit d										not transmit data; monitor the bus. Also known as Bus Monitor mode.								
								0: Dis	abled.									
								1: Ena	abled.									
2			Basic		R/W		0	Basic	Mode									
								0: Dis	abled.									
									e CANIF ceive but		ers as tr	ansmit b	ouffer, an	d use C	ANIF2 r	egisters		

CAN Test (CANTST)

389

Bit/Field	Name	Туре	Reset	Description
1:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the **CANBIT** register. It is write-enabled with the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescalar Extension (CANBRPE)

CAN0 base: 0x4004.0000 Offset 0x018

Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1			1	rese	rved	1 1		1		1	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	T	T		rese	erved	1		1 1		-		BF	RPE		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре	F	Reset	Description									
31	:4	reserved RO 0x0000						Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
3:	0		BRPE		R/W		0x0	Baud	Rate Pr	escalar E	Extensio	on.					
0x00-0x0F: Extend the BRP									BRP b	it to value	es up to	1023. T	he actua	al			

0x00-0x0F: Extend the BRP bit to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs) are used.

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

This register is used to start a transfer when its MNUM bit field is updated. Its Busy bit indicates that the information is transferring from the CAN Interface Registers to the internal message RAM.

A message transfer is started as soon as there is a write of the message object number with the MNUM bit. With this write operation, the Busy bit is automatically set to 1 to indicate that a transfer is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then sets the Busy bit back to 0.

Type RO,		000.000	1																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
							•	reser	ved	1 1					•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	Busy					reserved					-		MN	им					
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1			
Reset	U	0	U	U	U	U	U	U	U	0	U	0	U	U	U	I			
Bit/F	ield		Name		Туре	F	Reset	Descri	ption										
31:	16	I	reserved		RO	02	x0000	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.											
15	15 Busy						0x0	Busy Flag											
								0: Reset when read/write action has finished.											
								1: Set when a write occurs to the message number in this register.											
14	:6	I	reserved		RO	I	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
5:	0		MNUM		R/W		0x01	Messa	ige Nu	mber									
	Selects one of the 32 message											nessage objects in the message RAM for data objects are numbered from 1 to 32.							
Value Descriptio												Description							
0x00											0 0 is not a valid message number; it is interpreted as 0x20, or object 32.								
								0x01-	0x20	Indicates	specified	d messa	ge objec	ct 1 to 32	2.				
								0x21-		Not a valio			ber; valu	es are s	hifted ar	nd it is			

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000

Offset 0x020

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

The Command Mask registers specify the transfer direction and select which buffer registers are the source or target of the data transfer.

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000

Offset 0x024

Type RO, reset 0x0000.0000

,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1					1	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved					1	WRNRD	Mask	Arb	Control	ClrIntPnd	TxRqstNewDat	DataA	DataB			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Field		Name			Туре	Type Reset			Description									
31:8		reserved			RO 0x0000			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7		WRNRD			R/W	0		Write, Not Read										
								Comr registe CANI	nand Re ers (CAN	quest (C IIFnMSK CANIFn	CANIFN (1, CANI	CRQ) reg FnMSK	gister to 2, CANII	specifie the CAN FnARB1 NIFnDB1	messag , CANIF I	e buffer		
									1: Write. Transfer data from the message buffer registers to the message object address specified by the CANIFnCRQ register.									
6		Mask			R/W	0x0		Access Mask Bits										
							When wRNRD=1 (writes):											
							0: Mask bits unchanged.											
								1: Transfer IDMask + Dir + MXtd to message object.										
								When wRRd=0 (reads):										
								0: Mask bits unchanged.										
								1: Transfer IDMask + Dir + MXtd of the message object into the Interface Registers.										
5	Arb				R/W	0x0	0x0	Access Arbitration Bits										
								When wrNrd=1 (writes):										
								0: Arbitration bits unchanged.										
								1: Transfer ID + Dir + Xtd + MsgVal to message object.										
								When wrnrd=0 (reads):										
								0: Arb	itration b	oits unch	anged.							
							1: Transfer ID + Dir + Xtd + MsgVal to Message Buffer Register.											

393

Bit/Field	Name	Туре	Reset	Description						
4	Control	R/W	0x0	Access Control Bits						
				When wRNRD=1 (writes):						
				0: Control bits unchanged.						
				1: Transfer control bits to message object.						
				When wRNRD=0 (reads):						
				0: Control bits unchanged.						
				1: Transfer control bits to Message Buffer Register.						
3	CIrIntPnd	R/W	0x0	Clear Interrupt Pending Bit						
				Note: This bit is not used when in write (WRNRD=1).						
				0: IntPnd bit in CANIFnMCTL register remains unchanged.						
				1: Clear IntPnd bit in the CANIFnMCTL register in the message object.						
2	TxRqst/NewDat	R/W	0x0	Access Transmission Request or New Data						
				When WRNRD=1 (writes):						
				Access Transmission Request Bit						
				0: TxRqst bit unchanged.						
				1: Set TxRqst bit						
				Note: If a transmission is requested by programming this TxRqst bit, the parallel TxRqst in the CANIFnMCTL register is ignored.						
				When wRNRD=0 (reads):						
				Access New Data Bit						
				0: NewDat bit unchanged.						
				1: Clear NewDat bit in the message object.						
				Note: A read access to a message object can be combined with the reset of the control bits IntPdn and NewDat. The values of these bits that are transferred to the CANIFnMCTL register always reflect the status before resetting these bits.						
1	DataA	R/W	0x0	Access Data Byte 0 to 3						
				When wRNRD=1 (writes):						
				0: Data bytes 0-3 are unchanged.						
				1: Transfer data bytes 0-3 (CANIFnDA1 and CANIFnDA2) to message object.						
				When WRNRD=0 (reads):						
				0: Data bytes 0-3 are unchanged.						
				1: Transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2 .						

Bit/Field	Name	Туре	Reset	Description
0	DataB	R/W	0x0	Access Data Byte 4 to 7 When wRNRD=1 (writes): 0: Data bytes 4-7 unchanged. 1: Transfer data bytes 4-7 (CANIFnDB1 and CANIFnDB2) to message
				object. When wRNRD=0 (reads): 0: Data bytes 4-7 unchanged.
				1: Transfer data bytes 4-7 in message object to CANIFnDB1 and CANIFnDB2 .

Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028

Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 Offset 0x028 Type RO, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
									reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		I	1	I	гт		r	I M	Msk						r		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	
Bit/Field		Name			Туре	e Reset		Description									
31:16		reserved		RO	0x0000		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
15:0		Msk			R/W 0xFF		DxFF	Identi	Identifier Mask								
							0: The	0: The corresponding identifier bit (ID) in the message object cannot									

0: The corresponding identifier bit (ID) in the message object cannot inhibit the match in acceptance filtering.

1: The corresponding identifier bit (ID) is used for acceptance filtering.

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the **CANIFnMSK1** register.

CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 Offset 0x02C Type RO, reset 0x0000.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					 		1	rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MXtd	MDir	reserved							Msk		•		•	•	·
Туре	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:"	16	1	reserved		RO	0	x0000	Softwa	are shou	ld not re	ely on the	e value (of a rese	erved bit	. To prov	ride
								compa	atibility w	ith futur	e produ	cts, the v	value of	a reserv		
								prese	rved acro	oss a rea	ad-modi	fy-write	operatio	n.		
15	5		MXtd		R/W		0x1	Mask	Extende	d Identif	fier					
								0: The	extend	ed identi	fier bit (xtd in th	ne CANI	FnARB	2 registe	r) has
								no effe	ect on th	e accep	tance fil	tering.			•	
								1: The	extend	ed identi	fier bit x	td is us	sed for a	cceptan	ce filterir	ng.
										D' ('						
14	ł		MDir		R/W		0x1	Mask	Messag	e Directi	on					
									e messa				ne CANI	FnARB	2 registe	r) has
								no effe	ect for a	cceptand	ce filterir	ng.				
								1: The	e messa	ge direct	ion bit D	ir is us	ed for a	cceptan	ce filterir	ng.
13	3	1	reserved		RO		0x1	Softwa	are shou	ld not re	ely on the	e value (of a rese	erved bit	. To prov	ride
									atibility w						ed bit sh	ould be
								prese	rved acro	oss a rea	ad-modi	ty-write	operatio	n.		
12:	0		Msk		R/W		0xFF	Identif	fier Masł	(
								0: The	e corresp	onding	identifie	r bit (ID)	in the m	nessage	object c	annot
									the mat					5	-	

1: The corresponding identifier bit (ID) is used for acceptance filtering.

397

Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 Offset 0x030 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved			•		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		. 1		1	1	1 D I	I	1	1	r 1	1	I	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0.	x0000	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
15	:0		ID		R/W		0x00	Mess	age Iden	tifier						
								This b	oit field is					NIFnAR	•	

create the message identifier. ID[28:0] is the Extended Frame and ID[28:18] is the Standard Frame.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000 Offset 0x034 Type RO, reset 0x0000.0000

<u> </u>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I I	Ì			1	rese	erved	ï	i	Ì	1	i	i -	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MsgVal	Xtd	Dir		· ·			1		ID	•	•		•		•
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	l	Reset	Descr	ription							
31:	16		reserved	l	RO	C	x0000	comp		vith futur	e produ	cts, the v	value of	a reserv	. To prov ed bit sh	
1	5		MsgVal		R/W		0x0	Mess	age Valio	b						
								0: The	e messa	ge objec	t is igno	red by th	ne mess	age han	dler.	
									e messa age han			0		e consid	dered by	the
								initiali The M are m fields	zation a lsgVal I odified c in the C	nd befor bit must or if the r ANIFnA	e clearir also be nessage RBn reg	ig the Ir cleared object i gisters, t	nit bit i before a is no lon he Xtd a	n the CA ny of the ger requ and Dir	ed during NCTL re followir uired: the bits in the MCTL re	egister. ng bits ID bit
1	4		Xtd		R/W		0x0	Exten	ded Ider	ntifier						
								0: The	e 11-bit \$	Standard	l Identifi	er will be	e used fo	or this m	essage	object.
								1: The	e 29-bit I	Extende	d Identif	er will b	e used f	or this m	nessage	object.
1	3		Dir		R/W		0x0	Mess	age Dire	ction						
								mess	age obje	ct is trar	nsmitted	. On rec	eption o	f a Data	ntifier of Frame v sage obj	vith
								as a D	Data Fra	me. On	receptio	n of a Re	emote F	rame wi	ct is trar th match mtEn=1	ing
12	:0		ID		R/W		0x0	Mess	age Ider	itifier						
									fier. ID[2				-		ate the n] is the S	-

399

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000

Offset 0x038 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			I	1			1	rese	rved		<u>г г</u>			1 1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB		reserved			DL	.C			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/F	ield		Name		Туре	F	Reset	Descri	iption									
31:	16	r	eserved	I	RO	0:	x0000	compa	atibility v	/ith futu	ely on the re produc ad-modify	ts, the v	alue of	a reserve	•			
1	5		NewDat		R/W		0x0	New D	Data									
							0: No new data has been written into the data portion of this message object by the message handler since the last time this flag was cleared by the CPU.											
								by the CPU. 1: The message handler or the CPU has written new data into the data portion of this message object.										
14	4		MsgLst		R/W		0x0	Messa	age Lost									
								0 : No CPU.	messag	je was l	ost since	the last	time thi	s bit was	s reset b	y the		
										-	ller stored CPU has		-		is object	when		
											or messag er set to 0			he Dir I	oit in the			
1;	3		IntPnd		R/W		0x0	Interru	ipt Pend	ing								
								0: This	s messa	ge obje	ct is not th	ne sour	ce of an	interrup	t.			
								identif	ier in the age obje	CANI	ct is the s nterrupt re is not a	(CANIN	IT) regis	ter will p	oint to th	nis		
1:	2		UMask		R/W		0x0	Use A	cceptan	ce Mas	k							
								0: Mas	sk ignore	ed.								
								1: Use	e mask (Msk, MX	td, and M	MDir)fo	or accep	tance fill	ering.			

Bit/Field	Name	Туре	Reset	Description
11	TxIE	R/W	0x0	Transmit Interrupt Enable
				0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame.
				1: The IntPnd bit in the CANIFnMCTL register is set after a successful transmission of a frame.
10	RxIE	R/W	0x0	Receive Interrupt Enable
				0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful reception of a frame.
				1: The IntPnd bit in the CANIFnMCTL register is set after a successful reception of a frame.
9	RmtEn	R/W	0x0	Remote Enable
				0: At the reception of a Remote Frame, the TxRqst bit in the CANIFnMCTL register is left unchanged.
				1: At the reception of a Remote Frame, the TxRqst bit in the CANIFnMCTL register is set.
8	TxRqst	R/W	0x0	Transmit Request
				0: This message object is not waiting for transmission.
				1: The transmission of this message object is requested and is not yet done.
7	EoB	R/W	0x0	End of Buffer
				0: Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.
				1: Single message object or last message object of a FIFO Buffer.
				This bit is used to concatenate two or more message objects (up to 32) to build a FIFO buffer. For a single message object (thus not belonging to a FIFO buffer), this bit must be set to 1.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	DLC	R/W	0x0	Data Length Code
				Value Description
				0x0-0x8 Specifies the number of bytes in the Data Frame.
				0x9-0xF Defaults to a Data Frame with 8 bytes.
				The DLC bit in the CANIFnMCTL register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message.

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040 Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044 Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048 Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN Data Frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000 Offset 0x03C Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	rved		1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset			-						-	-		U			U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1				T	T Da	i ata I		1	1	r 1	I	T	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	vide hould be
15:	0		Data		R/W		0x00	Data								
									ANIFnD	0			,		,	nDA2 IIFnDB2

The **CANIFnDA1** registers contain data bytes 1 and 0; **CANIFnDA2** data bytes 3 and 2; **CANIFnDB1** data bytes 5 and 4; and **CANIFnDB2** data bytes 7 and 6.

Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100

Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TxRqst bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TxRqst bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a Remote Frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TxRqst bit of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TxRqst bit of the second 16 message objects.

CAN0 ba Offset 0x Type RO	100			00	-		-										
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		T	1	ı ı ı		1	rese	l erved	1		1	1	r		1
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		Ì	I	г г т		1	TxF	l Rqst	1		I	1	1	r	
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield			Name		Туре		Reset	Descr	iption							
31:	16			reserved	I	RO	C)x0000	comp	atibility v	uld not re vith futur oss a rea	e produ	cts, the	value of	a reserv		vide nould be
15	:0			TxRqst		RO		0x00	Trans	mission	Request	Bits					
									(of all	messag	je object	s)					
									0: The	e messa	ge objec	t is not v	waiting for	or transr	nission.		
									1: The	e transm	ission of	the me	ssage ol	bject is r	equeste	d and is	not yet

done.

CAN Transmission Request 1 (CANTXRQ1)

Register 32: CAN New Data 1 (CANNWDA1), offset 0x120

Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NewDat bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NewDat bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a Data Frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NewDat bit of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NewDat bit of the second 16 message objects.

CAN0 bas Offset 0x	se: 0x40 120	ta 1 (CA 04.0000 «0000.000		A1)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	i I	ſ	r r		Ì	rese	erved		ï	i -	1		ì	ï
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	r	r r		1	Nev	vDat	r	1	ï	1	r	ï	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:"	16	I	reserved		RO	0	x0000	compa	atibility w	vith futur	e produ	cts, the v	of a rese value of operation	a reserv	•	
15:	:0		NewDat		RO		0x00	New [Data Bits	5						
								(of all	messag	e object	s)					
								object					he data he last tii			-

1: The message handler or the CPU has written new data into the data portion of this message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the IntPnd bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The IntPnd bit of a specific message object can be changed through two sources: (1) the CPU via the CAN IFn Message Control (CANIFnMCTL) register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the CAN Interrupt (CANINT) register.

The **CANMSG1INT** register contains the IntPnd bit of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the IntPnd bit of the second 16 message objects.

Type RO,	reset 0	x0000.000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1	1	r r		T	rese	rved		1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1	1			T	I Inti	nd I		1	I I		I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved	I	RO	0	x0000	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
15	:0		IntPnd		RO		0x00	Interru	upt Pend	ling Bits						
								(of all	messag	e object	s)					
								0: Thi	s messa	ge obje	ct is not	the sour	ce of an	interrup	ŀt.	

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 Offset 0x140

1: This message object is the source of an interrupt.

405

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160

Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164

The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MsgVal bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message value of a specific message object can be changed with the **CAN IFn Message Control (CANIFnMCTL)** register.

The **CANMSG1VAL** register contains the MsgVal bit of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MsgVal bit of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL) CAN0 base: 0x4004.0000 Offset 0x160 Type RO, reset 0x0000.0000

.,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved		1	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1				T	Ms	∎ gVal ∎		1	1	1	T	T	r
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	16		reserved		RO	0	x0000	comp	are shou atibility v rved acr	vith futur	re produ	cts, the v	alue of	a reserv	•	
15	:0		MsgVal		RO		0x00	Mess	age Valio	d Bits						
								(of all	messag	e object	s)					

0: This message object is not configured and is ignored by the message handler.

1: This message object is configured and should be considered by the message handler.

16 Ethernet Controller

The Stellaris[®] Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface device. The Ethernet Controller conforms to *IEEE 802.3* specifications and fully supports 10BASE-T and 100BASE-TX standards.

The Ethernet Controller module has the following features:

- Conforms to the IEEE 802.3-2002 specification
 - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
 - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
 - Full-featured auto-negotiation
- Multiple operational modes
 - Full- and half-duplex 100 Mbps
 - Full- and half-duplex 10 Mbps
 - Power-saving and power-down modes
- Highly configurable
 - Programmable MAC address
 - LED activity selection
 - Promiscuous mode support
 - CRC error-rejection control
 - User-configurable interrupts
- Physical media manipulation
 - Automatic MDI/MDI-X cross-over correction
 - Register-programmable transmit amplitude
 - Automatic polarity correction and 10BASE-T signal reception

407

16.1 Block Diagram





Figure 16-1. Ethernet Controller Block Diagram

16.2 Functional Description

As shown in Figure 16-2 on page 408, the Ethernet Controller is functionally divided into two layers or modules: the Media Access Controller (MAC) layer and the Network Physical (PHY) layer. These correspond to the OSI model layers 2 and 1. The primary interface to the Ethernet Controller is a simple bus interface to the MAC layer. The MAC layer provides transmit and receive processing for Ethernet frames. The MAC layer also provides the interface to the PHY module via an internal Media Independent Interface (MII).

Figure 16-2. Ethernet Controller



16.2.1 Internal MII Operation

For the MII management interface to function properly, the MDIO signal must be connected through a 10k Ω pull-up resistor to the +3.3 V supply. Failure to connect this pull-up resistor will prevent management transactions on this internal MII to function. Note that it is possible for data transmission across the MII to still function since the PHY layer will auto-negotiate the link parameters by default.

For the MII management interface to function properly, the internal clock must be divided down from the system clock to a frequency no greater than 2.5 MHz. The **MACMDV** register contains the divider used for scaling down the system clock. See page 428 for more details about the use of this register.

16.2.2 PHY Configuration/Operation

The Physical Layer (PHY) in the Ethernet Controller includes integrated ENDECs, scrambler/descrambler, dual-speed clock recovery, and full-featured auto-negotiation functions. The transmitter includes an on-chip pulse shaper and a low-power line driver. The receiver has an adaptive equalizer and a baseline restoration circuit required for accurate clock and data recovery. The transceiver interfaces to Category-5 unshielded twisted pair (Cat-5 UTP) cabling for 100BASE-TX applications, and Category-3 unshielded twisted pair (Cat-3 UTP) for 10BASE-T applications. The Ethernet Controller is connected to the line media via dual 1:1 isolation transformers. No external filter is required.

16.2.2.1 Clock Selection

The PHY has an on-chip crystal oscillator which can also be driven by an external oscillator. In this mode of operation, a 25-MHz crystal should be connected between the XTALPPHY and XTALNPHY pins. Alternatively, an external 25-MHz clock input can be connected to the XTALPPHY pin. In this mode of operation, a crystal is not required and the XTALNPHY pin must be tied to ground.

16.2.2.2 Auto-Negotiation

The PHY supports the auto-negotiation functions of Clause 28 of the *IEEE 802.3* standard for 10/100 Mbps operation over copper wiring. This function can be enabled via register settings. The auto-negotiation function defaults to On and the ANEGEN bit in the **MR0** register is High after reset. Software can disable the auto-negotiation function by writing to the ANEGEN bit. The contents of the **MR4** register are sent to the PHY's link partner during auto-negotiation via fast-link pulse coding.

Once auto-negotiation is complete, the DPLX and RATE bits in the **MR18** register reflect the actual speed and duplex that was chosen. If auto-negotiation fails to establish a link for any reason, the ANEGF bit in the **MR18** register reflects this and auto-negotiation restarts from the beginning. Writing a 1 to the RANEG bit in the **MR0** register also causes auto-negotiation to restart.

16.2.2.3 Polarity Correction

The PHY is capable of either automatic or manual polarity reversal for 10BASE-T and auto-negotiation functions. Bits 4 and 5 (RVSPOL and APOL) in the **MR16** register control this feature. The default is automatic mode, where APOL is Low and RVSPOL indicates if the detection circuitry has inverted the input signal. To enter manual mode, APOL should be set High and RVSPOL then controls the signal polarity.

16.2.2.4 MDI/MDI-X Configuration

The PHY supports the automatic MDI/MDI-X configuration as defined in *IEEE 802.3-2002 specification*. This eliminates the need for cross-over cables when connecting to another device, such as a hub. The algorithm is controlled via settings in the **MR24** register. Refer to page 451 for additional details about these settings.

16.2.2.5 LED Indicators

The PHY supports two LED signals that can be used to indicate various states of operation of the Ethernet Controller. These signals are mapped to the LED0 and LED1 pins. By default, these pins are configured as GPIO signals (PF3 and PF2). For the PHY layer to drive these signals, they must be reconfigured to their hardware function. See "General-Purpose Input/Outputs (GPIOs)" on page

409

154 for additional details. The function of these pins is programmable via the PHY layer **MR23** register. Refer to page 450 for additonal details on how to program these LED functions.

16.2.3 MAC Configuration/Operation

16.2.3.1 Ethernet Frame Format

Ethernet data is carried by Ethernet frames. The basic frame format is shown in Figure 16-3 on page 410.

Figure 16-3. Ethernet Frame

Preamble	SFD	Destination Address	Source Address	Length/ Type	Data	FCS
7	1	6	6	2	46 - 1500	4
Bytes	Byte	Bytes	Bytes	Bytes	Bytes	Bytes

The seven fields of the frame are transmitted from left to right. The bits within the frame are transmitted from least to most significant bit.

Preamble

The Preamble field is used by the physical layer signaling circuitry to synchronize with the received frame's timing. The preamble is 7 octets long.

Start Frame Delimiter (SFD)

The SFD field follows the preamble pattern and indicates the start of the frame. Its value is 1010.1011.

Destination Address (DA)

This field specifies destination addresses for which the frame is intended. The LSB of the DA determines whether the address is an individual (0), or group/multicast (1) address.

Source Address (SA)

The source address field identifies the station from which the frame was initiated.

Length/Type Field

The meaning of this field depends on its numeric value. The first of two octets is most significant. This field can be interpreted as length or type code. The maximum length of the data field is 1500 octets. If the value of the Length/Type field is less than or equal to 1500 decimal, it indicates the number of MAC client data octets. If the value of this field is greater than or equal to 1536 decimal, then it is type interpretation. The meaning of the Length/Type field when the value is between 1500 and 1536 decimal is unspecified by the standard. The MAC module assumes type interpretation if the value of the Length/Type field is greater than 1500 decimal.

Data

The data field is a sequence of 0 to 1500 octets. Full data transparency is provided so any values can appear in this field. A minimum frame size is required to properly meet the IEEE standard. If necessary, the data field is extended by appending extra bits (a pad). The pad field can have a size of 0 to 46 octets. The sum of the data and pad lengths must be a minimum of 46 octets. The MAC module automatically inserts pads if required, though it can be disabled by a register

write. For the MAC module core, data sent/received can be larger than 1500 bytes, and no Frame Too Long error is reported. Instead, a FIFO Overrun error is reported when the frame received is too large to fit into the Ethernet Controller's RAM.

Frame Check Sequence (FCS)

The frame check sequence carries the cyclic redundancy check (CRC) value. The value of this field is computed over destination address, source address, length/type, data, and pad fields using the CRC-32 algorithm. The MAC module computes the FCS value one nibble at a time. For transmitted frames, this field is automatically inserted by the MAC layer, unless disabled by the CRC bit in the **MACTCTL** register. For received frames, this field is automatically checked. If the FCS does not pass, the frame will not be placed in the RX FIFO, unless the FCS check is disabled by the BADCRC bit in the **MACRCTL** register.

16.2.3.2 MAC Layer FIFOs

For Ethernet frame transmission, a 2 KB TX FIFO is provided that can be used to store a single frame. While the *IEEE 802.3 specification* limits the size of an Ethernet frame's payload section to 1500 Bytes, the Ethernet Controller places no such limit. The full buffer can be used, for a payload of up to 2032 bytes.

For Ethernet frame reception, a 2-KB RX FIFO is provided that can be used to store multiple frames, up to a maximum of 31 frames. If a frame is received and there is insufficient space in the RX FIFO, an overflow error will be indicated.

For details regarding the TX and RX FIFO layout, refer to Table 16-1 on page 411. Please note the following difference between TX and RX FIFO layout. For the TX FIFO, the Data Length field in the first FIFO word refers to the Ethernet frame data payload, as shown in the 5th to nth FIFO positions. For the RX FIFO, the Frame Length field is the total length of the received Ethernet frame, including the FCS and Frame Length bytes. Also note that if FCS generation is disabled with the CRC bit in the **MACTCTL** register, the last word in the FIFO must be the FCS bytes for the frame that has been written to the FIFO.

Also note that if the length of the data payload section is not a multiple of 4, the FCS field will overlap words in the FIFO. However, for the RX FIFO, the beginning of the next frame will always be on a word boundary.

FIFO Word Read/Write Sequence	Word Bit Fields	TX FIFO (Write)	RX FIFO (Read)
1st	7:0	Data Length LSB	Frame Length LSB
	15:8	Data Length MSB	Frame Length MSB
	23:16	DA	oct 1
	31:24	DA	oct 2
2nd	7:0	DA	oct 3
	15:8	DA	oct 4
	23:16	DA	oct 5
	31:24	DA	oct 6
3rd	7:0	SA	oct 1
	15:8	SA	oct 2
	23:16	SA	oct 3
	31:24	SA	oct 4

Table 16-1. TX & RX FIFO Organization

411

FIFO Word Read/Write Sequence	Word Bit Fields	TX FIFO (Write)	RX FIFO (Read)
4th	7:0	5	SA oct 5
	15:8	S	SA oct 6
	23:16	Len	/Type MSB
	31:24	Len	/Type LSB
5th to nth	7:0	d	ata oct n
	15:8	da	ta oct n+1
	23:16	da	ta oct n+2
	31:24	da	ta oct n+3
last	7:0	FCS 1 (if the CRC bit in MACCTL is 0)	FCS 1
	15:8	FCS 2 (if the CRC bit in MACCTL is 0)	FCS 2
	23:16	FCS 3 (if the CRC bit in MACCTL is 0)	FCS 3
	31:24	FCS 4 (if the CRC bit in MACCTL is 0)	FCS 4

16.2.3.3 Ethernet Transmission Options

The Ethernet Controller can automatically generate and insert the Frame Check Sequence (FCS) at the end of the transmit frame. This is controlled by the CRC bit in the **MACTCTL** register. For test purposes, in order to generate a frame with an invalid CRC, this feature can be disabled.

The *IEEE 802.3 specification* requires that the Ethernet frame payload section be a minimum of 46 bytes. The Ethernet Controller can be configured to automatically pad the data section if the payload data section loaded into the FIFO is less than the minimum 46 bytes. This feature is controlled by the PADEN bit in the **MACTCTL** register.

At the MAC layer, the transmitter can be configured for both full-duplex and half-duplex operation by using the DUPLEX bit in the **MACTCTL** register.

16.2.3.4 Ethernet Reception Options

Using the BADCRC bit in the **MACRCTL** register, the Ethernet Controller can be configured to reject incoming Ethernet frames with an invalid FCS field.

The Ethernet receiver can also be configured for Promiscuous and Multicast modes using the PRMS and AMUL fields in the **MACRCTL** register. If these modes are not enabled, only Ethernet frames with a broadcast address, or frames matching the MAC address programmed into the **MACIA0** and **MACIA1** register will be placed into the RX FIFO.

16.2.3.5 Packet Timestamps

Using the TSEN bit in the **MACTS** register, the MAC transmit and receive interrupts can be used to trigger edge capture events on General-Purpose Timer 3. The transmit interrupt is routed to the CCP (even) input of General-Purpose Timer 3, while the receive interrupt is routed to the CCP (odd) input of General-Purpose Timer 3. This timer can then be configured in 16-bit edge capture mode and be used with a third 16-bit free-running timer to capture a more accurate timestamp for the transmit or receive packet. This feature can be used with a protocol such as IEEE-1588 to provide more accurate timestamps of the synchronization packets, improving the overall accuracy of the protocol.

16.2.4 Interrupts

The Ethernet Controller can generate an interrupt for one or more of the following conditions:

- A frame has been received into an empty RX FIFO
- A frame transmission error has occurred
- A frame has been transmitted successfully
- A frame has been received with no room in the RX FIFO (overrun)
- A frame has been received with one or more error conditions (for example, FCS failed)
- An MII management transaction between the MAC and PHY layers has completed
- One or more of the following PHY layer conditions occurs:
 - Auto-Negotiate Complete
 - Remote Fault
 - Link Status Change
 - Link Partner Acknowledge
 - Parallel Detect Fault
 - Page Received
 - Receive Error
 - Jabber Event Detected

16.3 Initialization and Configuration

To use the Ethernet Controller, the peripheral must be enabled by setting the EPHY0 and EMAC0 bits in the **RCGC2** register. The following steps can then be used to configure the Ethernet Controller for basic operation.

- 1. Program the **MACDIV** register to obtain a 2.5 MHz clock (or less) on the internal MII. Assuming a 20-MHz system clock, the **MACDIV** value would be 4.
- 2. Program the MACIA0 and MACIA1 register for address filtering.
- **3.** Program the **MACTCTL** register for Auto CRC generation, padding, and full-duplex operation using a value of 0x16.
- 4. Program the **MACRCTL** register to reject frames with bad FCS using a value of 0x08.
- 5. Enable both the Transmitter and Receive by setting the LSB in both the **MACTCTL** and **MACRCTL** registers.
- 6. To transmit a frame, write the frame into the TX FIFO using the **MACDATA** register. Then set the NEWTX bit in the **MACTR** register to initiate the transmit process. When the NEWTX bit has been cleared, the TX FIFO will be available for the next transmit frame.

413

7. To receive a frame, wait for the NPR field in the MACNP register to be non-zero. Then begin reading the frame from the RX FIFO by using the MACDATA register. When the frame (including the FCS field) has been read, the NPR field should decrement by one. When there are no more frames in the RX FIFO, the NPR field will read 0.

16.4 Ethernet Register Map

Table 16-2 on page 414 lists the Ethernet MAC registers. All addresses given are relative to the Ethernet MAC base address of 0x4004.8000.

The *IEEE 802.3* standard specifies a register set for controlling and gathering status from the PHY. The registers are collectively known as the MII Management registers and are detailed in Section 22.2.4 of the *IEEE 802.3 specification*. Table 16-2 on page 414 also lists these MII Management registers. *All addresses given are absolute and are written directly to the REGADR field of the* **MACMCTL** register. The format of registers 0 to 15 are defined by the IEEE specification and are common to all PHY implementations. The only variance allowed is for features that may or may not be supported by a specific PHY. Registers 16 to 31 are vendor-specific registers, used to support features that are specific to a vendors PHY implementation. Vendor-specific registers not listed are reserved.

Offset	Name	Туре	Reset	Description	See page
Ethernet	МАС				
0x000	MACRIS	RO	0x0000.0000	Ethernet MAC Raw Interrupt Status	416
0x000	MACIACK	W1C	0x0000.0000	Ethernet MAC Interrupt Acknowledge	418
0x004	MACIM	R/W	0x0000.007F	Ethernet MAC Interrupt Mask	419
0x008	MACRCTL	R/W	0x0000.0008	Ethernet MAC Receive Control	420
0x00C	MACTCTL	R/W	0x0000.0000	Ethernet MAC Transmit Control	421
0x010	MACDATA	R/W	0x0000.0000	Ethernet MAC Data	422
0x014	MACIA0	R/W	0x0000.0000	Ethernet MAC Individual Address 0	424
0x018	MACIA1	R/W	0x0000.0000	Ethernet MAC Individual Address 1	425
0x01C	MACTHR	R/W	0x0000.003F	Ethernet MAC Threshold	426
0x020	MACMCTL	R/W	0x0000.0000	Ethernet MAC Management Control	427
0x024	MACMDV	R/W	0x0000.0080	Ethernet MAC Management Divider	428
0x02C	MACMTXD	R/W	0x0000.0000	Ethernet MAC Management Transmit Data	429
0x030	MACMRXD	R/W	0x0000.0000	Ethernet MAC Management Receive Data	430
0x034	MACNP	RO	0x0000.0000	Ethernet MAC Number of Packets	431
0x038	MACTR	R/W	0x0000.0000	Ethernet MAC Transmission Request	432
0x03C	MACTS	R/W	0x0000.0000	Ethernet MAC Timer Support	433
MII Mana	gement				I
-	MR0	R/W	0x3100	Ethernet PHY Management Register 0 – Control	434

Table 16-2. Ethernet Register Map

Offset	Name	Туре	Reset	Description	See page
-	MR1	RO	0x7849	Ethernet PHY Management Register 1 – Status	436
-	MR2	RO	0x000E	Ethernet PHY Management Register 2 – PHY Identifier 1	438
-	MR3	RO	0x7237	Ethernet PHY Management Register 3 – PHY Identifier 2	439
-	MR4	R/W	0x01E1	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement	440
-	MR5	RO	0x0000	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability	442
-	MR6	RO	0x0000	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion	443
-	MR16	R/W	0x0140	Ethernet PHY Management Register 16 – Vendor-Specific	444
-	MR17	R/W	0x0000	Ethernet PHY Management Register 17 – Interrupt Control/Status	446
-	MR18	RO	0x0000	Ethernet PHY Management Register 18 – Diagnostic	448
-	MR19	R/W	0x4000	Ethernet PHY Management Register 19 – Transceiver Control	449
-	MR23	R/W	0x0010	Ethernet PHY Management Register 23 – LED Configuration	450
-	MR24	R/W	0x00C0	Ethernet PHY Management Register 24 –MDI/MDIX Control	451

16.5 Ethernet MAC Register Descriptions

The remainder of this section lists and describes the Ethernet MAC registers, in numerical order by address offset. Also see "MII Management Register Descriptions" on page 433.

Register 1: Ethernet MAC Raw Interrupt Status (MACRIS), offset 0x000

The MACRIS register is the interrupt status register. On a read, this register gives the current status value of the corresponding interrupt prior to masking.

Ethernet MAC Raw Interrupt Status (MACRIS)

Base 0x4004.8000 Offset 0x000 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		r	1		· ·		1	rese	rved	l l				1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
_					reserved					PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Bit/F	ield		Name		Туре		Reset	Descr	iption											
31	:7	I	reserved		RO		0x0	compa	atibility w	ith futur	e produo	e value o cts, the v fy-write o	alue of	a reserv						
6			PHYINT		RO		0x0	PHY I	nterrupt											
								occure		7 in the F	PHY mu	abled int st be rea ıpt.			-					
5			MDINT		RO	RO 0x0			ansactio	n Comp	lete									
								When set, indicates that a transaction (read or write) on the MII interface has completed successfully.												
4			RXER		RO		0x0	Receive Error												
												was enc this inte				r. The				
									receive nly).	error oco	curs dur	ing the re	eceptior	n of a fra	me (100	Mb/s				
									ne frame ignment		n intege	r numbei	r of byte	s (dribble	e bits) dı	ue to an				
								Tł	ne CRC	of the fra	ame doe	es not pa	ss the F	CS che	ck.					
								 The length/type field is inconsistent with the frame data size wh interpreted as a length field. 												
3			FOV		RO		0x0	FIFO Overrrun												
								When FIFO.		cates th	at an ov	errun wa	as encou	untered o	on the re	eceive				
2			TXEMP		RO		0x0	Trans	mit FIFC	Empty										
								When set, indicates that the packet was transmitted and that the TX FIFO is empty.								ie TX				

Bit/Field	Name	Туре	Reset	Description
1	TXER	RO	0x0	Transmit Error
				When set, indicates that an error was encountered on the transmitter. The possible errors that can cause this interrupt bit to be set are:
				 The data length field stored in the TX FIFO exceeds 2032. The frame is not sent when this error occurs.
				 The retransmission attempts during the backoff process have exceeded the maximum limit of 16.
0	RXINT	RO	0x0	Packet Received
				When set, indicates that at least one packet has been received and is stored in the receiver FIFO.

Register 2: Ethernet MAC Interrupt Acknowledge (MACIACK), offset 0x000

A write of a 1 to any bit position of this register clears the corresponding interrupt bit in the Ethernet MAC Raw Interrupt Status (MACRIS) register.

Ethernet MAC Interrupt Acknowledge (MACIACK)

Base 0x4004.8000 Offset 0x000 Type W1C, reset 0x0000.0000

1,750,0010	, 10301	0,00000.																			
_	31	30	29	28	27	26	25		24	23	22	21	20	19	18	17	16				
		1	I	I	т т 1		1	T	rese	rved I	1				1		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9		8	7	6	5	4	3	2	1	0				
[-	1	1	r	reserved		1	Т	-	ı	PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0				
Bit/Fi	eld		Name		Туре		Reset		Descr	iption											
31:	7		reserved RO 0x0					compa	atibility		e produo	cts, the v	alue of	erved bit. a reservon.							
6			PHYINT		W1C		0x0		Clear	PHY In	terrupt										
						1				e of a 1		e phyin	NT interr	upt rea	d from the	e MACF	RIS				
5			MDINT		W1C					Clear MII Transaction Complete											
								A write of a 1 clears the MDINT interrupt read from the MACRIS register.													
4			RXER		W1C		0x0		Clear	Receive	e Error										
									A write	e of a 1	clears the	e rxer i	interrupt	read fro	om the M	ACRIS	register.				
3			FOV		W1C		0x0		Clear	FIFO O	verrun										
									A write	e of a 1	clears th	e Fov ir	nterrupt r	read fro	m the MA	ACRIS r	egister.				
2			TXEMP		W1C		0x0	Clear Transmit FIFO Empty													
								A write of a 1 clears the \mathtt{TXEMP} interrupt read from the MACRIS register													
1			TXER		W1C		0x0	Clear Transmit Error													
											clears th e TX FIF			read fr	om the N	IACRIS	register				
0			RXINT		W1C		0x0		Clear	Packet	Received	t									
								A write	e of a 1 o	clears the	RXINT	interrup	t read fr	om the M	ACRIS	register.					

Register 3: Ethernet MAC Interrupt Mask (MACIM), offset 0x004

This register allows software to enable/disable Ethernet MAC interrupts. Writing a 0 disables the interrupt, while writing a 1 enables it.

Ethernet MAC Interrupt Mask (MACIM)

Base 0x4004.8000 Offset 0x004 Type R/W, reset 0x0000.007F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
					г т 1			rese	rved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[г г		reserved		1			PHYINTM	MDINTM	RXERM	FOVM	TXEMPM	TXERM	RXINTM			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1			
Bit/Fi	eld		Name		Туре		Reset	Descri	ption										
31:	7	r	reserved		RO		0x0	compa	atibility	uld not re with future ross a rea	e produc	cts, the v	alue of	a reserve					
6		P	PHYINTM	l	R/W		1	Mask	PHY In	terrupt									
								This b assert		s the PHY	TINT bit	in the M	ACRIS	register	from be	ing			
5		Ν	MDINTM		R/W		1	Mask MII Transaction Complete											
								This bit masks the MDINT bit in the MACRIS register from being asserted.											
4		l	RXERM		R/W		1	Mask	Receive	e Error									
								This bi	t masks	s the RXE	R bit in th	ne MACF	RIS regi	ster from	being a	sserted.			
3			FOVM		R/W		1	Mask	FIFO O	verrrun									
								This b	it mask	s the FOV	bit in th	e MACR	IS regis	ster from	being a	sserted.			
2		Т	XEMPM		R/W		1	Mask	Transm	it FIFO E	mpty								
								This bit masks the TXEMP bit in the MACRIS register from being asserted.											
1			TXERM		R/W		1	Mask Transmit Error											
								This bit masks the TXER bit in the MACRIS register from being asserted.											
0		F	RXINTM		R/W		1	Mask	Packet	Received	ł								
							This bit masks the RXINT bit in the MACRIS register from being asserted.												

Base 0x4004.8000

Register 4: Ethernet MAC Receive Control (MACRCTL), offset 0x008

This register enables software to configure the receive module and control the types of frames that are received from the physical medium. It is important to note that when the receive module is enabled, all valid frames with a broadcast address of FF-FF-FF-FF-FF-FF in the Destination Address field will be received and stored in the RX FIFO, even if the AMUL bit is not set.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	, , ,				1	rese	rved			1			1	1			
Type leset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		•	1			reserved	•	1			<u> </u>	RSTFIFO	BADCRC	PRMS	AMUL	RXE			
Type leset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0			
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption										
31:	5		reserved			0x0	comp	atibility w	ith futur/	e produ	icts, the	of a rese value of a operatior	a reserv						
4			RSTFIFC)	R/W		0x0	Clear	Receive	FIFO									
								set, clea zation is			FIFO. Thi	is should	be don	e when s	softwa				
						in It tr		It is recommended that the receiver be disabled ($RXEN = 0$), and then the reset initiated ($RSTFIFO = 1$). This sequence will flush and reset th RX FIFO.											
3			BADCRC	;	R/W		0x1	Enabl	e Reject	Bad CF	RC								
									adcrc b ated CR		es the r	ejection	of frames	s with a	n incorre	ectly			
2			PRMS		R/W		0x0	Enabl	e Promis	scuous N	Node								
												uous moo Address	de, which	accepts	s all valid	frame			
1			AMUL		R/W		0x0	Enabl	e Multica	ast Fram	nes								
						•		The AMUL bit enables the reception of multicast frames from the physic medium.											
0			RXEN		R/W		0x0	Enabl	e Receiv	ver									
													eiver. W		bit is Lo ium are i				

Ethernet MAC Receive Control (MACRCTL)

Register 5: Ethernet MAC Transmit Control (MACTCTL), offset 0x00C

This register enables software to configure the transmit module, and control frames are placed onto the physical medium.

Ethernet MAC Transmit Control (MACTCTL)

Base 0x4004.8000 Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
			1 1		· · ·		1	rese	rved	1 1			· ·							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		1			, , ,	reserved	•	•				DUPLEX	reserved	CRC	PADEN	TXEN				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0				
10000	Ũ	Ũ	0	0	0	0	Ũ	0	Ū	0	Ŭ	0	0	Ū	0	Ū				
Bit/F	ield		Name		Туре		Reset	Descr	iption											
31	:5		reserved		RO		0x0			ould not re with future					•					
								•		ross a rea	•	-								
4			DUPLEX		R/W		0x0	Enable	e Duple	ex Mode										
						N/W 0X0			When set, enables Duplex mode, allowing simultaneous transmission											
								and reception.												
3			reserved		RO		0x0	Softwa	Software should not rely on the value of a reserved bit. To provide											
								compa	atibility	with future	e produ	cts, the v	value of a	a reserv						
								prese	rved ac	ross a rea	ad-mod	ify-write	operatior	1.						
2			CRC		R/W		0x0	Enable	e CRC	Generatio	on									
								When	set, er	ables the	automa	atic gene	eration of	the CR	C and th	e				
										the end of										
								in the TX FIFO will be sent exactly as they are written into the FIF												
1			PADEN		R/W		0x0	Enable	e Pack	et Padding	g									
								When set, enables the automatic padding of packets that do not mee												
								the minimum frame size.												
0	1		TXEN		R/W		0x0	Enable	e Trans	smitter										
						When	set, er	ables the	transm	nitter. Wh	en this b	it is 0, t	he transr	nitter is						
							disabled.													

Register 6: Ethernet MAC Data (MACDATA), offset 0x010

This register enables software to access the TX and RX FIFOs.

Reads from this register return the data stored in the RX FIFO from the location indicated by the read pointer.

Writes to this register store the data in the TX FIFO at the location indicated by the write pointer. The write pointer is then auto-incremented to the next TX FIFO location.

There is no mechanism for randomly accessing bytes in either the RX or TX FIFOs. Data must be read from the RX FIFO sequentially and stored in a buffer for further processing. Once a read has been performed, the data in the FIFO cannot be re-read. Data must be written to the TX FIFO sequentially. If an error is made in placing the frame into the TX FIFO, the write pointer can be reset to the start of the TX FIFO by writing the TXER bit of the **MACIACK** register and then the data re-written.

Read-Only Register

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	51	1 30	23	20	<u></u>	20	1 23	1 27	1			- 20	10	10		10
		-			•		•	RXD	DATA		•	•			•	
T	DO	RO	RO	DO		RO	RO	DO		RO	DO	RO	RO	RO	DO	00
Type Reset	RO 0	0 RU	RU 0	RO 0	RO 0	КО 0	КО 0	RO 0	RO 0	0 RU	RO 0	0 0	0 RU	0	RO 0	RO 0
Resel	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r			r r		1	I RXD	i Data	1	1	1	1	1	1	
					l				l				I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:0	F	RXDATA		RO		0x0	Recei	ve FIFO	Data						
								The R FIFO.	XDATA I	oits repre	esent the	e next fo	ur bytes	of data s	stored in	the RX

Write-Only Register

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type WO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		ſ	1	TXE	ATA					1	I	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1 1	I	1	TXE)ATA				1	I	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0

Bit/Field	Name	Туре	Reset	Description
31:0	TXDATA	WO	0x0	Transmit FIFO Data
				The $\ensuremath{\mathtt{TXDATA}}$ bits represent the next four bytes of data to place in the TX FIFO for transmission.

Register 7: Ethernet MAC Individual Address 0 (MACIA0), offset 0x014

This register enables software to program the first four bytes of the hardware MAC address of the Network Interface Card (NIC). (The last two bytes are in **MACIA1**). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 0 (MACIA0)

Base 0x4004.8000 Offset 0x014 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	MAC	OCT4		1	1			1	MAC	ОСТЗ			'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset						-									-	
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	• •
												MAC	1			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I										
	~ /				5 4 4 4					<u> </u>						
31:	24	N	IACOCT	4	R/W		0x0	MAC	Address	Octet 4						
												ne fourth met Con		f the MA	C addre	ss used
23:	16	Ν	IACOCT	3	R/W		0x0	MAC	Address	Octet 3						
												ne third o net Con		the MAC	addres	s used
15:	:8	N	IACOCT	2	R/W		0x0	MAC	Address	Octet 2						
										•		e secon net Con		of the MA	C addre	ss used
7:0	0	Ν	IACOCT	1	R/W		0x0	MAC	Address	Octet 1						
										•		ne first o et Contro		ne MAC a	address	used to

Register 8: Ethernet MAC Individual Address 1 (MACIA1), offset 0x018

This register enables software to program the last two bytes of the hardware MAC address of the Network Interface Card (NIC). (The first four bytes are in **MACIA0**). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 1 (MACIA1)

Base 0x4004.8000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1 1	ï		1	rese	rved	1		1	I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	I RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	MACO	ОСТ6		1	1		1 I	r	MAC	OCT5	ı	1	
Turne	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	0	R/W 0	0	R/W 0	R/W 0	0
	اما ما		Nama		Turne		Deest	Decer								
Bit/F	leiu		Name		Туре		Reset	Descr	iption							
31:	16		reserved		RO		0x0	Softwa	are shou	uld not re	ely on th	e value	of a rese	erved bit	. To prov	/ide
								compa	atibility v	vith futur	e produ	cts, the v	alue of	a reserv	ed bit sh	nould be
								prese	rved acr	oss a rea	ad-mod	ify-write	operatio	n.		
15	۰a	N	ЛАСОСТ	6	R/W		0x0	MAC	۵ddraes	Octet 6						
10	.0	IV.		0	10,00		0.00	MIAO /								
										•		he sixth		the MAC	C addres	s used
								to unio	quely ide	entity ea	ch Ethe	rnet Con	troller.			
7:	0	Ν	ЛАСОСТ	5	R/W		0x0	MAC	Address	Octet 5						
								Tho		bito ron	rooont t	ha fifth a	atat of th		addraaa	upod to
The MACOCT5 bits represen uniquely identify each Ether														auuress	นระบ เป	
	uniquely identify															

Register 9: Ethernet MAC Threshold (MACTHR), offset 0x01C

This register enables software to set the threshold level at which the transmission of the frame begins. If the THRESH bits are set to 0x3F, which is the reset value, transmission does not start until the NEWTX bit is set in the **MACTR** register. This effectively disables the early transmission feature.

Writing the THRESH bits to any value besides all 1s enables the early transmission feature. Once the byte count of data in the TX FIFO reaches this level, transmission of the frame begins. When THRESH is set to all 0s, transmission of the frame begins after 4 bytes (a single write) are stored in the TX FIFO. Each increment of the THRESH bit field waits for an additional 32 bytes of data (eight writes) to be stored in the TX FIFO. Therefore, a value of 0x01 would wait for 36 bytes of data to be written while a value of 0x02 would wait for 68 bytes to be written. In general, early transmission starts when:

```
Number of Bytes >= 4 (THRESH x 8 + 1)
```

Reaching the threshold level has the same effect as setting the NEWTX bit in the **MACTR** register. Transmission of the frame begins and then the number of bytes indicated by the Data Length field is sent out on the physical medium. Because under-run checking is not performed, it is possible that the tail pointer may reach and pass the write pointer in the TX FIFO. This causes indeterminate values to be written to the physical medium rather than the end of the frame. Therefore, sufficient bus bandwidth for writing to the TX FIFO must be guaranteed by the software.

If a frame smaller than the threshold level needs to be sent, the NEWTX bit in the **MACTR** register must be set with an explicit write. This initiates the transmission of the frame even though the threshold limit has not been reached.

If the threshold level is set too small, it is possible for the transmitter to underrun. If this occurs, the transmit frame is aborted, and a transmit error occurs.

fset 0x0		, x0000.00	3F													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	r I		1	rese	erved			ſ	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i	i I		resen	ved	1	I					THR	I RESH	I	r
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/Fi	ield		Name		Туре		Reset	Descr	ription							
31:	6	l	reserved		RO		0x0	comp	are shou atibility w rved acro	/ith futur	e produ	cts, the	value of	a reserv	•	
5:0	C	-	THRESH	ł	R/W		0x3F	Thres	hold Val	ue						
									HRESH b a in the s.	•						

Ethernet MAC Threshold (MACTHR)

Base 0x4004.8000

Register 10: Ethernet MAC Management Control (MACMCTL), offset 0x020

This register enables software to control the transfer of data to and from the MII Management registers in the Ethernet PHY. The address, name, type, reset configuration, and functional description of each of these registers can be found in Table 16-2 on page 414 and in "MII Management Register Descriptions" on page 433.

In order to initiate a *read* transaction from the MII Management registers, the WRITE bit must be written with a 0 during the same cycle that the START bit is written with a 1.

In order to initiate a *write* transaction to the MII Management registers, the WRITE bit must be written with a 1 during the same cycle that the START bit is written with a 1.

/pe R/W	/, reset (0x0000	0.000														
	31	3	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1				erved I				1			
Type Reset	RO 0	R(0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			rese	rved		•			1	REGADR			reserved	WRITE	START
Type Reset	RO 0	R(0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0
Bit/F	ield			Name		Туре		Reset	Descr	iption							
31	:8		re	eserved		RO		0x0	comp	atibility v	vith futur	ely on the re produc ad-modi	cts, the v	alue of	a reserv	•	
7:	3		R	EGADR		R/W		0x0	MII R	egister A	Address						
												epresen gement i		•		egister a	addres
2	2		re	eserved		RO		0x0	comp	atibility v	vith futur	ely on the re produc ad-modi	cts, the v	alue of	a reserv	•	
1			١	WRITE		R/W		0x0	MII Re	egister T	ransacti	ion Type					
									interfa	ace trans	•	ents the If wRITE read.	•			•	
0)		3	START		R/W		0x0	MII Re	egister T	ransacti	ion Enab	le				
									interfa	ace trans	saction. '	ents the i When a I be reac	1 is writt	en to th	is bit, the	e MII reg	ister

Ethernet MAC Management Control (MACMCTL)

Base 0x4004.8000 Offset 0x020 Base 0x4004.8000

Register 11: Ethernet MAC Management Divider (MACMDV), offset 0x024

This register enables software to set the clock divider for the Management Data Clock (MDC). This clock is used to synchronize read and write transactions between the system and the MII Management registers. The frequency of the MDC clock can be calculated from the following formula:

 $F_{mdc} = F_{ipclk} / (2 * (MACMDVR + 1))$

The clock divider must be written with a value that ensures that the MDC clock will not exceed a frequency of 2.5 MHz.

Offset 0x Type R/V	024		80													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · · ·		1	rese	l erved		1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		ſ	T	D	I IV	1	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x0	comp	atibility v	vith futu	re produ	e value icts, the ify-write	value of	a reserv	•	/ide nould be
7:	0		DIV		R/W		0x80	Clock	Divider							
												he clock IAC and				

Ethernet MAC Management Divider (MACMDV)

Register 12: Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C

This register holds the next value to be written to the MII Management registers.

Ethernet MAC Management Transmit Data (MACMTXD)

Base 0x4004.8000 Offset 0x02C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ì	1			1	rese	rved	Ì	1		1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I	г т 1		ı	MD	тх	1	1		1		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F					Туре	I	Reset	Descri	iption							
31:	16				RO		0x0	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv		vide nould be
15	:0		MDTX		R/W		0x0	MII Re	egister T	ransmit	Data					
								The M	DTX bits	represe	ent the d	ata that	will be w	ritten ir	n the nex	t MII

management transaction.

Register 13: Ethernet MAC Management Receive Data (MACMRXD), offset 0x030

This register holds the last value read from the MII Management registers.

Ethernet MAC Management Receive Data (MACMRXD)

Base 0x4004.8000 Offset 0x030 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		г <u>г</u> г 1		1	rese	rved	1		1 1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							1	MD	RX					I	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	_{et 0 0 0 0}				Туре	F	Reset	Descr	iption							
31:	31:16 reserved				RO		0x0	compa	atibility v	with futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
15	:0		MDRX		R/W		0x0	MII Re	egister F	Receive I	Data					
								The M	DRX bits	s represe	nt the d	lata that	was rea	d in the	previous	MI

management transaction.

Register 14: Ethernet MAC Number of Packets (MACNP), offset 0x034

This register holds the number of frames that are currently in the RX FIFO. When NPR is 0, there are no frames in the RX FIFO and the RXINT bit is not set. When NPR is any other value, there is at least one frame in the RX FIFO and the RXINT bit in the **MACRIS** register is set.

Ethernet MAC Number of Packets (MACNP)

Base 0x4004.8000 Offset 0x034 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:6		reserved		RO		0x0	compa	are shou atibility w rved acro	/ith futur	e produc	cts, the v	value of	a reserv	•	
5:0	0		NPR		RO		0x0	Numb	er of Pa	ckets in	Receive	FIFO				
									PR bits r	•			•			

The NPR bits represent the number of packets stored in the RX FIFO. While the NPR field is greater than 0, the RXINT interrupt in the **MACRIS** register will be asserted.

Register 15: Ethernet MAC Transmission Request (MACTR), offset 0x038

This register enables software to initiate the transmission of the frame currently located in the TX FIFO to the physical medium. Once the frame has been transmitted to the medium from the TX FIFO or a transmission error has been encountered, the NEWTX bit is auto-cleared by the hardware.

Ethernet MAC Transmission Request (MACTR)

Base 0x4004.8000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·		1	rese	erved		1	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		· · ·		1	reserved			1	1			1	NEWTX
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:1		reserved		RO		0x0	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	vide hould be
0)		NEWTX		R/W		0x0	New 7	Fransmis	sion						
									set, the							

When set, the NEWTX bit initiates an Ethernet transmission once the packet has been placed in the TX FIFO. This bit is cleared once the transmission has been completed. If early transmission is being used (see the **MACTHR** register), this bit does not need to be set.

Register 16: Ethernet MAC Timer Support (MACTS), offset 0x03C

This register enables software to enable timer support on the transmission and reception of frames. This register is only applicable for devices that have 1588 hardware support; for all others, a read returns 0s.

Base 0x4004.8000 Offset 0x03C Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 7 15 13 11 10 9 8 6 5 3 2 1 0 14 12 4 TSEN reserved RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:1 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 TSEN R/W 0x0 Time Stamp Enable When set, the TSEN bit multiplexes the TX and RX interrupts to the CCP inputs of General-Purpose Timer 3.

Ethernet MAC Timer Support (MACTS)

16.6 MII Management Register Descriptions

The *IEEE 802.3 standard* specifies a register set for controlling and gathering status from the PHY. The registers are collectively known as the MII Management registers. All addresses given are absolute. Addresses not listed are reserved. Also see "Ethernet MAC Register Descriptions" on page 415.

Register 17: Ethernet PHY Management Register 0 – Control (MR0), address 0x00

This register enables software to configure the operation of the PHY. The default settings of these registers are designed to initialize the PHY to a normal operational mode without configuration.

Ethernet PHY Management Register 0 – Control (MR0)

Base 0x4004.8000 Address 0x00 Type R/W, reset 0x3100

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESET	LOOPBK	SPEEDSL	ANEGEN	PWRDN	ISO	RANEG	DUPLEX	COLT				reserved	l	•	•
Type Reset	R/W 0	R/W 0	R/W	R/W	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
1	5		RESET		R/W		0	Reset	Registe	ers						
								interna	I state I	ets the remachines by hardw	s. Once					
14	4	L	_OOPBK	(R/W		0	Loopb	ack Mo	de						
						When set is isolate through t				m the phy	ysical m	iedium a	nd trans	mission		
1:	3	S	PEEDS	L	R/W		1	Speed	Select							
								1: Ena	bles the	e 100 Mb	/s mode	e of oper	ation (10	00BASE	-TX).	
								0: Ena	bles the	e 10 Mb/s	s mode	of opera	tion (10E	BASE-T).	
12	2	A	ANEGEN	I	R/W		1	Auto-N	legotiat	ion Enab	ole					
								When	set, ena	ables the	Auto-N	egotiatio	on proces	SS.		
1'	1	l	PWRDN		R/W		0	Power	Down							
								When	set, pla	ces the F	PHY into	o a low-p	ower co	nsuminę	g state.	
1(D		ISO		R/W		0	Isolate								
										lates trar nese bus		id receive	e data p	aths and	d ignore:	s all
9)		RANEG		R/W		0	Restar	t Auto-I	Vegotiati	on					
										tarts the bit is clea				s. Once	e the res	tart has
8	5	I	DUPLEX		R/W		1	Set Du	plex M	ode						
								re in a i	e Full-Du manual c							
								0: Ena	bles the	e Half-Du	plex mo	ode of op	eration.			

Bit/Field	Name	Туре	Reset	Description
7	COLT	R/W	0	Collision Test
				When set, enables the Collision Test mode of operation. The COLT bit asserts after the initiation of a transmission and de-asserts once the transmission is halted.
6:0	reserved	R/W	0x00	Write as 0, ignore on read.

Register 18: Ethernet PHY Management Register 1 – Status (MR1), address 0x01

This register enables software to determine the capabilities of the PHY and perform its initialization and operation appropriately.

Ethernet PHY Management Register 1 – Status (MR1)

Base 0x4004.8000 Address 0x01

туре ко,	reset ux	7849
	15	14

1,901,00,	ICOCI UX																				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
	reserved	100X_F	100X_H	10T_F	10T_H		. re	served		MFPS	ANEGC	RFAULT	ANEGA	LINK	JAB	EXTD					
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RC 0	RO 1	RO 0	RC 0	RO 1					
Bit/F	ield		Name		Туре		Reset	Desc	ription												
15	5	I	reserved		RO		0	comp	atibility v	uld not re with futur oss a re	e produ	cts, the v	alue of	a reserv	•						
14	1		100X_F		RO		1	100B	ASE-TX	Full-Dup	olex Moc	le									
									n set, ind Duplex m	icates that	at the PH	IY is cap	able of s	supportir	ng 100B	ASE-TX					
13	3		100X_H		RO 1			100B	100BASE-TX Half-Duplex Mode												
								When set, indicates that the PHY is capable of supporting 100BASE-TX Half-Duplex mode.													
12	2		10T_F		RO 1			10BA	10BASE-T Full-Duplex Mode												
						Wher mode		licates th	at the P	HY is ca	pable of	10BAS	E-T Full	-Duplex							
11	1		10T_H		RO		1	10BA	10BASE-T Half-Duplex Mode												
									When set, indicates that the PHY is capable of supporting 10BASE-T Half-Duplex mode.												
10:	:7	I	reserved		RO		0	comp	atibility v	uld not re with futur oss a rea	e produ	cts, the v	alue of a	a reserv	•						
6			MFPS		RO		1	Management Frames with Preamble Suppressed													
										licates th nagemen		-			•	of					
5			ANEGC		RO		0	Auto-	Negotiat	tion Com	plete										
								When set, indicates that the Auto-Negotiation process has been completed and that the extended registers defined by the Auto-Negotiation protocol are valid.													
4		I	RFAULT		RC		0	Remo	ote Fault												
				When set, indicates that a remote fault condition has been detected. This bit remains set until it is read, even if the condition no longer exists.																	


Bit/Field	Name	Туре	Reset	Description
3	ANEGA	RO	1	Auto-Negotiation
				When set, indicates that the PHY has the ability to perform Auto-Negotiation.
2	LINK	RO	0	Link Made
				When set, indicates that a valid link has been established by the PHY.
1	JAB	RC	0	Jabber Condition
				When set, indicates that a jabber condition has been detected by the PHY. This bit remains set until it is read, even if the jabber condition no longer exists.
0	EXTD	RO	1	Extended Capabilities
				When set, indicates that the PHY provides an extended set of capabilities that can be accessed through the extended register set.

Register 19: Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02

This register, along with **MR3**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2)

Base 0x4004.8000 Address 0x02 Type RO, reset 0x000E



Register 20: Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03

This register, along with **MR2**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3)

Base 0x4004.8000 Address 0x03 Type RO, reset 0x7237

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	OUI[5:0]	1			1	N	N	1	-		R	N	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	1	1	1	0	0	1	0	0	0	1	1	0	1	1	1	
Bit/F	Bit/Field		Name		Type Reset		Description										
15:	10		OUI[5:0]		RO		0x1C	Orgar	izationa	lly Uniqu	ue Identi	ifier[5:0]					
									-	•		21:6] f ifier indic		-	•		
9:4	4		MN		RO		0x23	Mode	Numbe	r							
								The M	N field re	epresent	ts the Mo	odel Nun	nber of t	he PHY.			
3:0	D		RN		RO		0x7	Revisi	ion Num	ber							
								The R	N field re	epresent	s the Re	evision N	lumber o	of the PH	IY.		

Register 21: Ethernet PHY Management Register 4 - Auto-Negotiation Advertisement (MR4), address 0x04

This register provides the advertised abilities of the PHY used during Auto-Negotiation. Bits 8:5 represent the Technology Ability Field bits. This field can be overwritten by software to Auto-Negotiate to an alternate common technology. Writing to this register has no effect until Auto-Negotiation is re-initiated.

Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4) Base 0x4004.8000

Address 0x04 Type R/W, reset 0x01E1

	15	14	10	10	44	10	0	0	7	6	F	4	2	2	4	0	
Г	15	14	13	12	11 I I	10	9	8	7	6	5	4	3	2	1	0	
	NP	reserved	RF		reser			A3	A2	A1	A0		L	S[4:0]			
Type Reset	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 1	
Bit/Fi	ield		Name		Туре		Reset	Descr	ription								
15	5		NP		RO		0	Next I	Page								
												•		xt Page e 's capabi		jes to	
14	ł	reserved RO RF R/W		RO		0	comp	atibility v	vith futur	e produ		alue of	erved bit. a reserv n.				
13	3		RF		R/W		0	Remo	te Fault								
	12:9 reserved								icates to ountered		partner	that a Remote Fault condition					
12:	9	r	eserved		RO		0	comp	atibility v	vith futur	e produ		alue of	erved bit. a reserv n.	•		
8			A3		R/W		1	Techn	ology A	bility Fiel	ld[3]						
								signal this bi	ling proto it can be	ocol. If so	oftware w to 0 and	ants to e Auto-Ne	ensure th	100Bas nat this m on re-initi	node is n		
7			A2		R/W		1	Techn	ology A	bility Fie	ld[2]						
								signal	ing proto	ocol. If so	oftware w	ants to e	ensure th	e 100Bas nat this m on re-initi	node is n		
6			A1		R/W		1	Techn	ology A	bility Fie	ld[1]						
								signal	ing proto	ocol. If so	oftware w	ants to e	ensure th	e 10Base nat this m on re-initi	node is n		
5			A0		R/W		1	Techn	ology A	bility Fiel	ld[0]						
														10Base		•	

this bit can be written to 0 and Auto-Negotiation re-initiated.

Bit/Field	Name	Туре	Reset	Description
4:0	S[4:0]	RO	0x01	Selector Field
				The $S[4:0]$ field encodes 32 possible messages for communicating between PHYs. This field is hard-coded to 0x01, indicating that the Stellaris [®] PHY is <i>IEEE 802.3</i> compliant.

WW

Register 22: Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05

This register provides the advertised abilities of the link partner's PHY that are received and stored during Auto-Negotiation.

Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5)

Base 0x4004.8000 Address 0x05 Type RO, reset 0x0000

ICSEL UX	0000														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NP	ACK	RF								·			S[4:0]		
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
ield		Name		Туре		Reset	Descri	ption							
5		NP		RO		0	Next F	Page							
							excha	nges to			•		•		ext page
1		ACK		RO		0	Ackno	wledge							
								-						ceived	the link
3		RF		RO		0	Remo	te Fault							
									ndard tr	ansport	mechani	sm for t	ransmittii	ng simp	le fault
5		A[7:0]		RO		0x00	Techn	ology A	bility Fie	ld					
												echnolo	gies that	are sup	ported
C		S[4:0]		RO		0x00	Select	or Field							
										odes po	ssible m	essages	s for com	munica	ting
							Value	[Descripti	on					
							0x00	F	Reserve	d					
							0x01	I	EEE Std	802.3					
							0x02	I	EEE Std	802.91	SLAN-16	бТ			
							0x03	I	EEE Std	802.5					
							0x04								
							0x05-	-0x1F F	Reserved	d					
	15 NP RO	NP ACK RO RO 0 0 ield 5 4 5	151413NPACKRFRO 0RO 0RO 0ieldNameNPACKAACKBRF5A[7:0]	15 14 13 12 NP ACK RF RF RO RO RO 0 ield Name 5 NP 4 ACK 3 RF 5 A[7:0]	15 14 13 12 11 NP ACK RF	15 14 13 12 11 10 NP ACK RF	15 14 13 12 11 10 9 NP ACK RF AQ AQ RO RO RO RO RO RO RO 0 0 0 0 0 0 RO ield Name Type Reset 5 NP RO 0 4 ACK RO 0 5 AF RO 0 5 A[7:0] RO 0x00	15 14 13 12 11 10 9 8 NP ACK RF ACK RF ACK RF ACK ACK RF ACK ACK RO Next F So NP RO RO Next F When excha Capab A ACK RO O Ackno Next R Next	15 14 13 12 11 10 9 8 7 NP ACK RF AI7:0] AI7:0]	15 14 13 12 11 10 9 8 7 6 NP ACK RF ACK RF AT7:0] AT	15 14 13 12 11 10 9 8 7 6 5 NP ACK RF AT7.0] AT7.0]	15 14 13 12 11 10 9 8 7 6 5 4 NP ACK RF 1 10 9 8 7 6 5 4 NP ACK RF 1 10 9 8 7 6 5 4 NP ACK RF 1 14 13 12 11 10 9 8 7 6 5 4 NP RO RO RO RO RO RO RO RO 14 13 12 11 10 9 8 7 6 5 4 NP RO 0 RE Description 8 7 6 5 4 S NP RO 0 Next Page When set, indicates that the link partne exchanges to provide more detailed in capabilities. 4 ACK RO 0 Remote Fault Used as a standard transport mec	15 14 13 12 11 10 9 8 7 6 5 4 3 NP ACK RF AI7:0 AI7:0	15 14 13 12 11 10 9 8 7 6 5 4 3 2 NP ACK RF - - - - - - - - 5 4 3 2 RO RO </td <td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 NP ACK RF - - A[7:0] - - - S[4:0] RO RO</td>	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 NP ACK RF - - A[7:0] - - - S[4:0] RO RO

Register 23: Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06

This register enables software to determine the Auto-Negotiation and Next Page capabilities of the PHY and the link partner after Auto-Negotiation.

Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6)

Base 0x4004.8000 Address 0x06 Type RO, reset 0x0000

	15	14	13	12	11	10	9		8	7	6	5	4	3	2	1	0
		1			· ·	reserved	1	1					PDF	LPNPA	reserved	PRX	LPANEGA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		२० ०	RO 0	RO 0	RO 0	RC 0	RO 0	RO 0	RC 0	RO 0
Bit/Fi	eld		Name		Туре		Reset	D	Descrip	otion							
15:	5	I	reserved		RO		0x000	C	ompa	tibility w		e produ	cts, the v	alue of		•	vide hould be
4			PDF		RC		0	Ρ	Paralle	l Detec	tion Fau	lt					
									-	icates th s bit is cl				ology has	been (detected	
3			LPNPA		RO		0	Li	ink Pa	artner is	s Next Pa	age Able	e				
								W	Vhen s	set, indi	icates th	at the lir	nk partne	er is Ne>	t Page A	ble.	
2		I	reserved		RO		0x000	C	ompa	tibility w		e produ	cts, the v	value of		•	vide hould be
1			PRX		RC		0	Ν	lew Pa	age Re	ceived						
								p	artner	-	ored in tl		•		n receive This bit r		the link set until
0		L	.PANEGA	4	RO		0	Li	ink Pa	artner is	s Auto-N	egotiatio	on Able				
								V	Vhen s	set, indi	icates th	at the Li	ink partn	ier is Au	to-Negot	iation A	Able.

Register 24: Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10

This register enables software to configure the operation of vendor-specific modes of the PHY.

Ethernet PHY Management Register 16 – Vendor-Specific (MR16)

Base 0x4004.8000 Address 0x10 Type R/W, reset 0x0140

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RPTR	INPOL	reserved	TXHIM	SQEI	NL10		rese	rved		APOL	RVSPOL	reser	ved	PCSBP	RXCC
Type Reset	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 1	RO 0	RO 1	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
15	5		RPTR		R/W		0	Repea	ater Moc	le						
								full-du to rece	plex is r eive acti	not allow	ed and e PHY is	er mode c the Carrie s configur	er Sense	e signal	only res	ponds
14	1		INPOL		R/W		0	Interru	upt Polai	rity						
								1: Set	s the po	larity of t	the PHY	' interrupt	to be a	ctive Hi	gh.	
								0: Set	s the po	larity of t	the PHY	' interrupt	to activ	e Low.		
								Impo	ortant:	Low int	terrupts	fedia Acco from the to ensur	PHY, thi	is bit m	ust alway	
13	3		reserved		RO		0	compa	atibility v	vith futur	e produ	e value o cts, the va ify-write o	alue of a	a reserv	•	
12	2		TXHIM		R/W		0	Trans	mit High	Impeda	nce Mo	de				
								the TX	OP and	TXON tra	nsmitte	itter High r pins are ain fully fu	put into	a high iı		-
11	1		SQEI		R/W		0	SQE I	nhibit Te	esting						
								When	set, pro	hibits 10	Base-T	SQE test	ing.			
									-		• •	erformed b e transmis		•		n pulse
10)		NL10		R/W		0	Natura	al Loopb	ack Mod	le					
								the tra	insmissi	on data	receive	e-T Natura d by the F se-T mode	HY to b	e loope		
9:0	6		reserved		RO		0x05	compa	atibility v	vith futur	e produ	e value o cts, the va ify-write o	alue of a	a reserv	•	

LM3S8730 Microcontroller

www.DataSheet4U.com

Bit/Field	Name	Туре	Reset	Description
5	APOL	R/W	0	Auto-Polarity Disable
				When set, disables the PHY's auto-polarity function.
				If this bit is 0, the PHY automatically inverts the received signal due to a wrong polarity connection during Auto-Negotiation if the PHY is in 10Base-T mode.
4	RVSPOL	R/W	0	Receive Data Polarity
				This bit indicates whether the receive data pulses are being inverted.
				If the APOL bit is 0, then the RVSPOL bit is read-only and indicates whether the auto-polarity circuitry is reversing the polarity. In this case, a 1 in the RVSPOL bit indicates that the receive data is inverted while a 0 indicates that the receive data is not inverted.
				If the APOL bit is 1, then the RVSPOL bit is writable and software can force the receive data to be inverted. Setting RVSPOL to 1 forces the receive data to be inverted while a 0 does not invert the receive data.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PCSBP	R/W	0	PCS Bypass
				When set, enables the bypass of the PCS and scrambling/descrambling functions in 100Base-TX mode. This mode is only valid when Auto-Negotiation is disabled and 100Base-T mode is enabled.
0	RXCC	R/W	0	Receive Clock Control
				When set, enables the Receive Clock Control power saving mode if the PHY is configured in 100Base-TX mode. This mode shuts down the receive clock when no data is being received from the physical medium to save power. This mode should not be used when PCSBP is enabled and is automatically disabled when the LOOPBK bit in the MR0 register is set.

is set.

Register 25: Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17), address 0x11

This register provides the means for controlling and observing the events, which trigger a PHY interrupt in the **MACRIS** register. This register can also be used in a polling mode via the MII Serial Interface as a means to observe key events within the PHY via one register address. Bits 0 through 7 are status bits, which are each set to logic 1 based on an event. These bits are cleared after the register is read. Bits 8 through 15 of this register, when set to logic 1, enable their corresponding bit in the lower byte to signal a PHY interrupt in the **MACRIS** register.

Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17)

Base 0x4004.8000

Addr	ess	0x11		

Type R/W,	reset 0x0000
-----------	--------------

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	JABBER_IE	RXER_IE	PRX_IE	PDF_IE	LPACK_IE	LSCHG_IE	RFAULT_IE	ANEGCOMP_E	JABBER_INT	RXER_INT	PRX_INT	PDF_INT	LPACK_INT	LSCHG_INT	RFAULT_INT	ANEGCOMP_NT
Type Reset	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W 0	RC 0	RC 0	RC 0	RC 0	RC 0	RC 0	RC 0	RC 0
Reset	Ū	0	0	0	Ū	0	Ū	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	ription							
1	5	JA	BBER_	IE	R/W		0	Jabbe	er Interru	pt Enabl	le					
									set, ena PHY.	bles syst	tem inter	rupts wh	ien a Jab	ber cond	dition is o	detected
14	4	F	RXER_IE	Ξ	R/W		0	Recei	ve Error	Interrup	t Enable	!				
									i set, ena PHY.	ables sys	stem inte	errupts v	vhen a re	eceive e	rror is de	etected
1;	3		PRX_IE		R/W		0	Page	Receive	d Interru	ipt Enab	le				
								When the Pl		ables sys	stem inte	errupts v	vhen a n	ew page	e is rece	ived by
1:	2		PDF_IE		R/W		0	Parall	el Detec	tion Fau	ılt Interru	pt Enab	le			
									i set, ena ted by th		stem inte	errupts w	/hen a P	arallel D	etection	Fault is
1 [.]	1	L	PACK_II	E	R/W		0	LP Ac	knowled	lge Inter	rupt Ena	ble				
									-		tem inte uring Au	•		bursts a	ire recei	ved with
1(0	LS	SCHG_I	E	R/W		0	Link S	Status Cl	nange In	iterrupt E	Inable				
									i set, ena OK to FA		stem inte	errupts v	vhen the	Link Sta	atus cha	nges
g)	RI	FAULT_I	IE	R/W		0	Remo	te Fault	Interrup	t Enable					
									i set, ena led by th	-	stem inte artner.	errupts w	/hen a R	emote F	ault con	dition is
8	3	ANE	GCOMF	P_IE	R/W		0	Auto-l	Negotiat	ion Com	plete Int	errupt E	nable			
											stem inte ted succ			Auto-Ne	egotiatic	n

Bit/Field	Name	Туре	Reset	Description
7	JABBER_INT	RC	0	Jabber Event Interrupt
				When set, indicates that a Jabber event has been detected by the 10Base-T circuitry.
6	RXER_INT	RC	0	Receive Error Interrupt
				When set, indicates that a receive error has been detected by the PHY.
5	PRX_INT	RC	0	Page Receive Interrupt
				When set, indicates that a new page has been received from the link partner during Auto-Negotiation.
4	PDF_INT	RC	0	Parallel Detection Fault Interrupt
				When set, indicates that a Parallel Detection Fault has been detected by the PHY during the Auto-Negotiation process.
3	LPACK_INT	RC	0	LP Acknowledge Interrupt
				When set, indicates that an FLP burst has been received with the Acknowledge bit set during Auto-Negotiation.
2	LSCHG_INT	RC	0	Link Status Change Interrupt
				When set, indicates that the link status has changed from OK to FAIL.
1	RFAULT_INT	RC	0	Remote Fault Interrupt
				When set, indicates that a Remote Fault condition has been signaled by the link partner.
0	ANEGCOMP_INT	RC	0	Auto-Negotiation Complete Interrupt
				When set, indicates that the Auto-Negotiation sequence has completed successfully.

Register 26: Ethernet PHY Management Register 18 – Diagnostic (MR18), address 0x12

This register enables software to diagnose the results of the previous Auto-Negotiation.

Ethernet PHY Management Register 18 – Diagnostic (MR18)

Base 0x4004.8000

Address 0x12 Type RO, reset 0x0000

51 ,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		ANEGF	DPLX	RATE	RXSD	RX_LOCK				resei	ved		1	1
Type Reset	RO 0	RO 0	RO 0	RC 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption							
15:1	3	re	eserveo	1	RO		0	compa	atibility w	ith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv	•	
12		ļ	ANEGF		RC		0	Auto-N	Vegotiati	on Failu	ire					
												mmon te d. This b				•
11			DPLX		RO		0	Duple	x Mode							
								denon	ninator fe	ound du	ring the	Ouplex wa Auto-Neg ommon o	gotiatior	n proces	s. Other	wise,
10			RATE		RO		0	Rate								
								denon	ninator fo	ound du	ring the	ase-TX v Auto-Neg ommon d	gotiatior	n proces	s. Other	
9			RXSD		RO		0	Recei	ve Deteo	tion						
								100Ba		ode) or		/e signal chester-				•
8		R	x_loc	к	RO		0	Receiv	ve PLL L	ock						
												eceive P of operati				
7:0)	re	eserveo	I	RO		00	compa	atibility w	ith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv		

Register 27: Ethernet PHY Management Register 19 – Transceiver Control (MR19), address 0x13

This register enables software to set the gain of the transmit output to compensate for transformer loss.

Ethernet PHY Management Register 19 – Transceiver Control (MR19)

Base 0x4004.8000 Address 0x13 Type R/W, reset 0x4000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ТХО	[1:0]	I		r r		l	i i	rese	rved		ì		ı	1	1
Туре	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
15:	14	٦	TXO[1:0]		R/W		1	Transi	mit Amp	litude Se	election					
] field se former ir			output a	mplitud	e to acc	ount for
								Value	Descri	ption						
								0x0	Gain s	et for 0.0	DdB of i	nsertion	loss			
								0x1	Gain s	et for 0.4	4dB of i	nsertion	loss			
								0x2	Gain s	et for 0.8	BdB of i	nsertion	loss			
								0x3	Gain s	et for 1.2	2dB of i	nsertion	loss			
13	:0	r	reserved		RO		0x0	compa	atibility v	vith futur	e produ	cts, the		a reser	t. To pro ved bit s	vide hould be

Register 28: Ethernet PHY Management Register 23 – LED Configuration (MR23), address 0x17

This register enables software to select the source that will cause the LEDs to toggle.

Ethernet PHY Management Register 23 – LED Configuration (MR23)

Base 0x4004.8000 Address 0x17 Type R/W, reset 0x0010

-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reser	ved		1	1		LED	[3:0]	1		LED	0[3:0]	I
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi€	eld		Name		Туре		Reset	Descri	ption							
15:8	3		reserved		RO		0x0	compa	tibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:4		L	_ED1[3:0]		R/W		1	LED1	Source							
								The LI	ED1 fiel	d selects	the sou	irce that	will togg	le the ⊥	ED1 sig	nal.
								Value	Descri	ption						
								0x0	Link C	к						
								0x1	RX or	TX Activ	ity (Defa	ault LED	1)			
								0x2	TX Ac	tivity						
								0x3	RX Ac	tivity						
								0x4	Collisi	on						
								0x5	100BA	SE-TX r	node					
								0x6	10BA\$	SE-T mo	de					
								0x7	Full-D	uplex						
								0x8	Link C	K & Blin	k=RX or	TX Acti	vity			
3:0		L	_ED0[3:0]		R/W		0	LED0	Source							
								The LI	ED0 fiel	d selects	the sou	irce that	will togg	gle the ⊥	EDO sig	nal.
								Value	Descri	ption						
								0x0	Link C	K (Defai	ult LEDC))				
								0x1	RX or	TX Activ	ity					
								0x2	TX Ac	tivity						
								0x3	RX Ac	tivity						
								0x4	Collisi	on						
								0x5	100BA	SE-TX r	node					
								0x6	10BA\$	SE-T mo	de					
								0x7	Full-D	uplex						
								0x8	Link C	K & Blin	k=RX or	TX Acti	vity			

Register 29: Ethernet PHY Management Register 24 - MDI/MDIX Control (MR24), address 0x18

This register enables software to control the behavior of the MDI/MDIX mux and its switching capabilities.

Ethernet PHY Management Register 24 - MDI/MDIX Control (MR24)

Ва - 0x4004 8000 Ao Ty

Base 0x40 Address 0 Type R/W	x18	00C0														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ				rese	rved			1	PD_MODE	AUTO_SW	MDIX	MDIX_CM		MDI)	K_SD	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	eld		Name		Туре		Reset	Desc	ription							
15:	8	r	reserved		RO		0x0	comp	atibility v	vith future	produ	e value o cts, the v ify-write o	alue of	a reserv		
7		PI	D_MODE	E	R/W		0	Paral	lel Detec	tion Mod	е					
									-			Detection n is not e		and allow	s auto-s	witching
6		A	UTO_SV	V	R/W		0	Auto-	Switchin	g Enable						
								Wher	n set, ena	ables Aut	o-Swite	ching of th	e MDI/	MDIX m	ux.	
5			MDIX		R/W		0	Auto-	Switchin	g Configu	uration					
									n set, ind guration.	icates tha	at the N	1DI/MDIX	mux is	in the cr	ossover	(MDIX)
									n 0, it ind guration.	icates tha	at the n	nux is in tl	ne pass	-through	n (MDI)	
									_sw bit i			ne MDIX b t is read/v				
4		Ν	IDIX_CM	1	RO		0	Auto-	Switchin	g Comple	ete					
								lf 0, it	indicate		e seque	uto-switcl ince has i	-	•		pleted.
3:0)	Ν	IDIX_SD	1	R/W		0	Auto-	Switchin	g Seed						


This field provides the initial seed for the switching algorithm. This seed directly affects the number of attempts [5,4] respectively to write bits [3:0].

A 0 sets the seed to 0x5.

17 Pin Diagram

Figure 17-1 on page 452 shows the pin diagram and pin-to-signal-name mapping.

Figure 17-1. Pin Connection Diagram



18 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 18-1 on page 453 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 18-2 on page 457 lists the signals in alphabetical order by signal name.

Table 18-3 on page 460 groups the signals by functionality, except for GPIOs. Table 18-4 on page 463 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	NC	-	-	No connect
2	NC	-	-	No connect
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	NC	-	-	No connect
6	NC	-	-	No connect
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0
	CANORx	I	TTL	CAN module 0 receive
11	PD1	I/O	TTL	GPIO port D bit 1
	CANOTx	0	TTL	CAN module 0 transmit
12	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
13	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 18-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
14	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
15	GND	-	Power	Ground reference for logic and I/O pins.
16	XTALPPHY	0	TTL	XTALP of the Ethernet PHY
17	XTALNPHY	I	TTL	XTALN of the Ethernet PHY
18	PG1	I/O	TTL	GPIO port G bit 1
19	PG0	I/O	TTL	GPIO port G bit 0
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	NC	-	-	No connect
23	NC	-	-	No connect
24	NC	-	-	No connect
25	NC	-	-	No connect
26	PAO	I/O	TTL	GPIO port A bit 0
	UORx	1	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
27	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
28	PA2	I/O	TTL	GPIO port A bit 2
	SSIOClk	I/O	TTL	SSI module 0 clock
29	PA3	I/O	TTL	GPIO port A bit 3
	SSIOFss	I/O	TTL	SSI module 0 frame
30	PA4	I/O	TTL	GPIO port A bit 4
	SSIORx	I	TTL	SSI module 0 receive
31	PA5	I/O	TTL	GPIO port A bit 5
	SSIOTx	0	TTL	SSI module 0 transmit
32	VDD	-	Power	Positive supply for I/O and some logic.
33	GND	-	Power	Ground reference for logic and I/O pins.
34	PA6	I/O	TTL	GPIO port A bit 6
	CCP1	I/O	TTL	Capture/Compare/PWM 1
35	PA7	I/O	TTL	GPIO port A bit 7
36	VCCPHY	I	TTL	VCC of the Ethernet PHY
37	RXIN	I	Analog	RXIN of the Ethernet PHY
38	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
39	GND	-	Power	Ground reference for logic and I/O pins.
40	RXIP	I	Analog	RXIP of the Ethernet PHY
41	GNDPHY	I	TTL	GND of the Ethernet PHY
42	GNDPHY	I	TTL	GND of the Ethernet PHY
43	TXOP	0	Analog	TXOP of the Ethernet PHY
44	VDD	-	Power	Positive supply for I/O and some logic.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
45	GND	-	Power	Ground reference for logic and I/O pins.
46	TXON	0	Analog	TXON of the Ethernet PHY
47	PF0	I/O	TTL	GPIO port F bit 0
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	0	Analog	Main oscillator crystal output.
50	WAKE	I	OD	An external input that brings the processor out of hibernate mode when asserted.
51	HIB	0	TTL	An output that indicates the processor is in hibernate mode.
52	XOSC0	1	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
53	XOSC1	0	Analog	Hibernation Module oscillator crystal output.
54	GND	-	Power	Ground reference for logic and I/O pins.
55	VBAT	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	MDIO	I/O	TTL	MDIO of the Ethernet PHY
59	PF3	I/O	TTL	GPIO port F bit 3
	LED0	0	TTL	MII LED 0
60	PF2	I/O	TTL	GPIO port F bit 2
	LED1	0	TTL	MII LED 1
61	PF1	I/O	TTL	GPIO port F bit 1
62	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
63	GND	-	Power	Ground reference for logic and I/O pins.
64	RST	I	TTL	System reset input.
65	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
66	PB0	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0
67	PB1	I/O	TTL	GPIO port B bit 1
68	VDD	-	Power	Positive supply for I/O and some logic.
69	GND	-	Power	Ground reference for logic and I/O pins.
70	PB2	I/O	TTL	GPIO port B bit 2
	I2C0SCL	I/O	OD	I2C module 0 clock
71	PB3	I/O	TTL	GPIO port B bit 3
	I2C0SDA	I/O	OD	I2C module 0 data

Pin Number	Pin Name	Pin Type	Buffer Type	Description
72	PEO	I/O	TTL	GPIO port E bit 0
73	PE1	I/O	TTL	GPIO port E bit 1
74	NC	-	-	No connect
75	NC	-	-	No connect
76	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
77	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
	SWO	0	TTL	JTAG TDO and SWO
78	PC2	I/O	TTL	GPIO port C bit 2
	TDI	I	TTL	JTAG TDI
79	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
80	PCO	I/O	TTL	GPIO port C bit 0
	TCK	I	TTL	JTAG/SWD CLK
	SWCLK	I	TTL	JTAG/SWD CLK
81	VDD	-	Power	Positive supply for I/O and some logic.
82	GND	-	Power	Ground reference for logic and I/O pins.
83	VCCPHY	1	TTL	VCC of the Ethernet PHY
84	VCCPHY	I	TTL	VCC of the Ethernet PHY
85	GNDPHY	I	TTL	GND of the Ethernet PHY
86	GNDPHY	I	TTL	GND of the Ethernet PHY
87	GND	-	Power	Ground reference for logic and I/O pins.
88	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
89	PB7	I/O	TTL	GPIO port B bit 7
	TRST		TTL	JTAG TRSTn
90	PB6	I/O	TTL	GPIO port B bit 6
91	PB5	I/O	TTL	GPIO port B bit 5
92	PB4	I/O	TTL	GPIO port B bit 4
93	VDD	-	Power	Positive supply for I/O and some logic.
94	GND	-	Power	Ground reference for logic and I/O pins.
95	NC	-	-	No connect
96	NC	-	-	No connect
97	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
98	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
99	NC	-	-	No connect
100	NC	-	-	No connect

Table 18-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
CANORx	10	I	TTL	CAN module 0 receive	
CANOTx	11	0	TTL	CAN module 0 transmit	
CCP0	66	I/O	TTL	Capture/Compare/PWM 0	
CCP1	34	I/O	TTL	Capture/Compare/PWM 1	
CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.	
CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.	
GND	9	-	Power	Ground reference for logic and I/O pins.	
GND	15	-	Power	Ground reference for logic and I/O pins.	
GND	21	-	Power	Ground reference for logic and I/O pins.	
GND	33	-	Power	Ground reference for logic and I/O pins.	
GND	39	-	Power	Ground reference for logic and I/O pins.	
GND	45	-	Power	Ground reference for logic and I/O pins.	
GND	54	-	Power	Ground reference for logic and I/O pins.	
GND	57	-	Power	Ground reference for logic and I/O pins.	
GND	63	-	Power	Ground reference for logic and I/O pins.	
GND	69	-	Power	Ground reference for logic and I/O pins.	
GND	82	-	Power	Ground reference for logic and I/O pins.	
GND	87	-	Power	Ground reference for logic and I/O pins.	
GND	94	-	Power	Ground reference for logic and I/O pins.	
GNDA	4	-	Power	The ground reference for the analog circuit (ADC, Analog Comparators, etc.). These a separated from GND to minimize the electric noise contained on VDD from affecting the analog functions.	
GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These ar separated from GND to minimize the electrica noise contained on VDD from affecting the analog functions.	
GNDPHY	41	I	TTL	GND of the Ethernet PHY	
GNDPHY	42	I	TTL	GND of the Ethernet PHY	
GNDPHY	85	I	TTL	GND of the Ethernet PHY	
GNDPHY	86	I	TTL	GND of the Ethernet PHY	
HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.	
I2C0SCL	70	I/O	OD	I2C module 0 clock	
I2C0SDA	71	I/O	OD	I2C module 0 data	

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).	
LEDO	59	0	TTL	MII LED 0	
LED1	60	0	TTL	MII LED 1	
MDIO	58	I/O	TTL	MDIO of the Ethernet PHY	
NC	1	-	-	No connect	
NC	2	-	-	No connect	
NC	5	-	-	No connect	
NC	6	-	-	No connect	
NC	22	-	-	No connect	
NC	23	-	-	No connect	
NC	24	-	-	No connect	
NC	25	-	-	No connect	
NC	74	-	-	No connect	
NC	75	-	-	No connect	
NC	95	-	-	No connect	
NC	96	-	-	No connect	
NC	99	-	-	No connect	
NC	100	-	-	No connect	
OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.	
OSC1	49	0	Analog	Main oscillator crystal output.	
PAO	26	I/O	TTL	GPIO port A bit 0	
PA1	27	I/O	TTL	GPIO port A bit 1	
PA2	28	I/O	TTL	GPIO port A bit 2	
PA3	29	I/O	TTL	GPIO port A bit 3	
PA4	30	I/O	TTL	GPIO port A bit 4	
PA5	31	I/O	TTL	GPIO port A bit 5	
PA6	34	I/O	TTL	GPIO port A bit 6	
PA7	35	I/O	TTL	GPIO port A bit 7	
PBO	66	I/O	TTL	GPIO port B bit 0	
PB1	67	I/O	TTL	GPIO port B bit 1	
PB2	70	I/O	TTL	GPIO port B bit 2	
PB3	71	I/O	TTL	GPIO port B bit 3	
PB4	92	I/O	TTL	GPIO port B bit 4	
PB5	91	I/O	TTL	GPIO port B bit 5	
PB6	90	I/O	TTL	GPIO port B bit 6	
PB7	89	I/O	TTL	GPIO port B bit 7	
PCO	80	I/O	TTL	GPIO port C bit 0	
PC1	79	I/O	TTL	GPIO port C bit 1	

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
PC2	78	I/O	TTL	GPIO port C bit 2	
PC3	77	I/O	TTL	GPIO port C bit 3	
PDO	10	I/O	TTL	GPIO port D bit 0	
PD1	11	I/O	TTL	GPIO port D bit 1	
PD2	12	I/O	TTL	GPIO port D bit 2	
PD3	13	I/O	TTL	GPIO port D bit 3	
PEO	72	I/O	TTL	GPIO port E bit 0	
PE1	73	I/O	TTL	GPIO port E bit 1	
PF0	47	I/O	TTL	GPIO port F bit 0	
PF1	61	I/O	TTL	GPIO port F bit 1	
PF2	60	I/O	TTL	GPIO port F bit 2	
PF3	59	I/O	TTL	GPIO port F bit 3	
PG0	19	I/O	TTL	GPIO port G bit 0	
PG1	18	I/O	TTL	GPIO port G bit 1	
RST	64	Ι	TTL	System reset input.	
RXIN	37	Ι	Analog	RXIN of the Ethernet PHY	
RXIP	40	Ι	Analog	RXIP of the Ethernet PHY	
SSIOClk	28	I/O	TTL	SSI module 0 clock	
SSIOFss	29	I/O	TTL	SSI module 0 frame	
SSIORx	30	Ι	TTL	SSI module 0 receive	
SSIOTx	31	0	TTL	SSI module 0 transmit	
SWCLK	80	Ι	TTL	JTAG/SWD CLK	
SWDIO	79	I/O	TTL	JTAG TMS and SWDIO	
SWO	77	0	TTL	JTAG TDO and SWO	
ТСК	80	I	TTL	JTAG/SWD CLK	
TDI	78	Ι	TTL	JTAG TDI	
TDO	77	0	TTL	JTAG TDO and SWO	
TMS	79	I/O	TTL	JTAG TMS and SWDIO	
TRST	89	I	TTL	JTAG TRSTn	
TXON	46	0	Analog	TXON of the Ethernet PHY	
TXOP	43	0	Analog	TXOP of the Ethernet PHY	
UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.	
UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.	
UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.	
UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.	
VBAT	55	-	Power	this signal has IrDA modulation. Power source for the Hibernation Module. It is normally connected to the positive termina of a battery and serves as the battery backup/Hibernation Module power-source supply.	
VCCPHY	36	I	TTL	VCC of the Ethernet PHY	

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VCCPHY	83	I	TTL	VCC of the Ethernet PHY
VCCPHY	84	I	TTL	VCC of the Ethernet PHY
VDD	8	-	Power	Positive supply for I/O and some logic.
VDD	20	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.
VDD	44	-	Power	Positive supply for I/O and some logic.
VDD	56	-	Power	Positive supply for I/O and some logic.
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
WAKE	50	I	OD	An external input that brings the processor out of hibernate mode when asserted.
xosc0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.
XTALNPHY	17	I	TTL	XTALN of the Ethernet PHY
XTALPPHY	16	0	TTL	XTALP of the Ethernet PHY

Table 18-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Controller Area	CANORx	10	I	TTL	CAN module 0 receive
Network	CANOTx	11	0	TTL	CAN module 0 transmit

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Ethernet PHY	GNDPHY	41		TTL	GND of the Ethernet PHY
	-	41		TTL	GND of the Ethernet PHY
	GNDPHY	.=			
	GNDPHY	85	I	TTL	GND of the Ethernet PHY
	GNDPHY	86	I	TTL	GND of the Ethernet PHY
	LED0	59	0	TTL	MII LED 0
	LED1	60	0	TTL	MII LED 1
	MDIO	58	I/O	TTL	MDIO of the Ethernet PHY
	RXIN	37	I	Analog	RXIN of the Ethernet PHY
	RXIP	40	I	Analog	RXIP of the Ethernet PHY
	TXON	46	0	Analog	TXON of the Ethernet PHY
	TXOP	43	0	Analog	TXOP of the Ethernet PHY
	VCCPHY	36	I	TTL	VCC of the Ethernet PHY
	VCCPHY	83	I	TTL	VCC of the Ethernet PHY
	VCCPHY	84	I	TTL	VCC of the Ethernet PHY
	XTALNPHY	17	I	TTL	XTALN of the Ethernet PHY
	XTALPPHY	16	0	TTL	XTALP of the Ethernet PHY
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	34	I/O	TTL	Capture/Compare/PWM 1
I2C	I2C0SCL	70	I/O	OD	I2C module 0 clock
	I2C0SDA	71	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	TCK	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	WAKE	50	I	OD	An external input that brings the processor out of hibernate mode when asserted.
SSI	SSIOClk	28	I/O	TTL	SSI module 0 clock
	SSIOFss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	I	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
System Control & Clocks	CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	0	Analog	Main oscillator crystal output.
	RST	64	I	TTL	System reset input.
	TRST	89	I	TTL	JTAG TRSTn
	XOSC0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
	XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.
UART	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 18-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSIOFss	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA4	30	SSIORx	
PA5	31	SSIOTx	
PA6	34	CCP1	
PA7	35		
PB0	66	CCP0	
PB1	67		
PB2	70	I2C0SCL	
PB3	71	I2C0SDA	
PB4	92		
PB5	91		
PB6	90		
PB7	89	TRST	
PC0	80	TCK	SWCLK
PC1	79	TMS	SWDIO
PC2	78	TDI	
PC3	77	TDO	SWO
PDO	10	CANORx	
PD1	11	CANOTx	
PD2	12	UlRx	
PD3	13	UlTx	
PEO	72		
PE1	73		
PF0	47		
PF1	61		
PF2	60	LED1	
PF3	59	LED0	
PGO	19		
PG1	18		

19 Operating Characteristics

Table 19-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit				
Operating temperature range ^a	T _A	-40 to +85	°C				
- Marianum atomo tomo antimo in 15080							

a. Maximum storage temperature is 150°C.

Table 19-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ_{JA}	55.3	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \bullet \Theta_{JA})$	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

20 Electrical Characteristics

20.1 DC Characteristics

20.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Characteristic	Symbol	Value		Unit
ü		Min	Max	
I/O supply voltage (V _{DD})	V _{DD}	0	4	V
Core supply voltage (V _{DD25})	V _{DD25}	0	4	V
Analog supply voltage (V _{DDA})	V _{DDA}	0	4	V
Battery supply voltage (V _{BAT})	V _{BAT}	0	4	V
Ethernet PHY supply voltage (V _{CCPHY})	V _{CCPHY}	0	4	V
Input voltage	V _{IN}	-0.3	5.5	V
Maximum current per output pins	I	-	25	mA

Table 20-1. Maximum Ratings

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

20.1.2 Recommended DC Operating Conditions

Table 20-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V
V _{DD25}	Core supply voltage	2.25	2.5	2.75	V
V _{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{BAT}	Battery supply voltage	2.3	3.0	3.6	V
V _{CCPHY}	Ethernet PHY supply voltage	3.0	3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V

Parameter	Parameter Name	Min	Nom	Max	Unit
I _{OH}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I _{OL}	Low-level sink current, V _{OL} =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

20.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 20-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

20.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{BAT} = 3.0 V
- V_{DDA} = 3.3 V
- V_{DDPHY} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

20.1.5 Flash Memory Characteristics

Table 20-4. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of $85^{\circ}C$	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

20.2 AC Characteristics

20.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 20-1. Load Conditions



20.2.2 Clocks

Table 20-5. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 20-6. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f _{IOSC30KHZ}	Internal 30 KHz oscillator frequency	21	30	39	KHz
f _{XOSC}	Hibernation module oscillator frequency	-	4.194304	-	MHz
f _{XOSC_XTAL}	Crystal reference for hibernation oscillator	-	4.194304	-	MHz
f _{XOSC_EXT}	External clock reference for hibernation module	-	32.768	-	KHz

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode)	0	-	50	MHz
f _{system_clock}	System clock	0	-	50	MHz

Table 20-7. Crystal Characteristics

Parameter Name		Value						
Frequency	8	6	4	3.5	MHz			
Frequency tolerance	±50	±50	±50	±50	ppm			
Aging	±5	±5	±5	±5	ppm/yr			
Oscillation mode	Parallel	Parallel	Parallel	Parallel				
Temperature stability (0 - 85 °C)	±25	±25	±25	±25	ppm			
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF			
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH			
Equivalent series resistance (max)	120	160	200	220	Ω			
Shunt capacitance (max)	10	10	10	10	pF			
Load capacitance (typ)	16	16	16	16	pF			
Drive level (typ)	100	100	100	100	μW			

20.2.3 I²C

Table 20-8. I²C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	<code>I2CSCL/I2CSDA</code> rise time (V _{IL} =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
I4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	I2CSCL/I2CSDA fall time (V _{IH} =2.4 V to V _{IL} =0.5 V)	-	9	10	ns
I6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
I9 ^a	t _{SCS}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 20-2. I²C Timing



20.2.4 Ethernet Controller

Table 20-9. 100BASE-TX Transmitter Characteristics^a

Parameter Name	Min	Nom	Max	Unit
Peak output amplitude	950	-	1050	mVpk
Output amplitude symmetry	0.98	-	1.02	mVpk
Output overshoot	-	-	5	%
Rise/Fall time	3	-	5	ns
Rise/Fall time imbalance	-	-	500	ps
Duty cycle distortion	-	-	-	ps
Jitter	-	-	1.4	ns

a. Measured at the line side of the transformer.

Table 20-10. 100BASE-TX Transmitter Characteristics (informative)^a

Parameter Name	Min	Nom	Max	Unit
Return loss	16	-	-	dB
Open-circuit inductance	350	-	-	μs

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 20-11. 100BASE-TX Receiver Characteristics

Parameter Name	Min	Nom	Max	Unit
Signal detect assertion threshold	600	700		mVppd
Signal detect de-assertion threshold	350	425	-	mVppd
Differential input resistance	20	-	-	kΩ
Jitter tolerance (pk-pk)	4	-	-	ns
Baseline wander tracking	-75	-	+75	%
Signal detect assertion time	-	-	1000	μs
Signal detect de-assertion time	-	-	4	μs

Table 20-12. 10BASE-T Transmitter Characteristics^a

Parameter Name	Min	Nom	Мах	Unit
Peak differential output signal	2.2	-	2.8	V
Harmonic content	27	-	-	dB
Link pulse width	-	100	-	ns

Parameter Name	Min	Nom	Мах	Unit
Start-of-idle pulse width	-	300	-	ns
		350		

a. The Manchester-encoded data pulses, the link pulse and the start-of-idle pulse are tested against the templates and using the procedures found in Clause 14 of *IEEE 802.3*.

Table 20-13. 10BASE-T Transmitter Characteristics (informative)^a

Parameter Name	Min	Nom	Max	Unit
Output return loss	15	-	-	dB
Output impedance balance	29-17log(f/10)	-	-	dB
Peak common-mode output voltage	-	-	50	mV
Common-mode rejection	-	-	100	mV
Common-mode rejection jitter	-	-	1	ns

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 20-14. 10BASE-T Receiver Characteristics

Parameter Name	Min	Nom	Мах	Unit
DLL phase acquisition time	-	10	-	BT
Jitter tolerance (pk-pk)	30	-	-	ns
Input squelched threshold	500	600	700	mVppd
Input unsquelched threshold	275	350	425	mVppd
Differential input resistance	-	20	-	kΩ
Bit error ratio	-	10 ⁻¹⁰	-	-
Common-mode rejection	25	-	-	V

Table 20-15. Isolation Transformers^a

Name	Value	Condition
Turns ratio	1 CT : 1 CT	+/- 5%
Open-circuit inductance	350 uH (min)	@ 10 mV, 10 kHz
Leakage inductance	0.40 uH (max)	@ 1 MHz (min)
Inter-winding capacitance	25 pF (max)	
DC resistance	0.9 Ohm (max)	
Insertion loss	0.4 dB (typ)	0-65 MHz
HIPOT	1500	Vrms

a. Two simple 1:1 isolation transformers are required at the line interface. Transformers with integrated common-mode chokes are recommended for exceeding FCC requirements. This table gives the recommended line transformer characteristics.

Note: The 100Base-TX amplitude specifications assume a transformer loss of 0.4 dB. For the transmit line transformer with higher insertion losses, up to 1.2 dB of insertion loss can be compensated by selecting the appropriate setting in the Transmit Amplitude Selection (TXO) bits in the **MR19** register.

Table 20-16	. Ethernet Reference	Crystal ^a
-------------	----------------------	-----------------------------

Name	Value	Condition
Frequency	25.00000	MHz
Load capacitance ^b	4 ^c	pF
Frequency tolerance	±50	PPM
Aging	±2	PPM/yr
Temperature stability (0° to 70°)	±5	PPM
Oscillation mode	Parallel resonance, fundamental mode	
Parameters at 25° C ±2° C; Drive level = 0.5 mW		
Drive level (typ)	50-100	μW
Shunt capacitance (max)	10	pF
Motional capacitance (min)	10	fF
Serious resistance (max)	60	Ω
Spurious response (max)	> 5 dB below main within 500 kHz	

a. If the internal crystal oscillator is used, select a crystal with the following characteristics.

b. Equivalent differential capacitance across XTLP/XTLN.

c. If crystal with a larger load is used, external shunt capacitors to ground should be added to make up the equivalent capacitance difference.

Figure 20-3. External XTLP Oscillator Characteristics




Table 20-17. External XTLP Oscillator Characteristics

Parameter Name	Symbol	Min	Nom	Max	Unit
XTLN Input Low Voltage	XTLN _{ILV}	-	-	0.8	-
XTLP Frequency ^a	XTLP _f	-	25.0	-	-
XTLP Period ^b	T _{clkper}	-	40	-	-
XTLP Duty Cycle	XTLP _{DC}	40	-	60	%
		40		60	
Rise/Fall Time	T _r , T _f	-	-	4.0	ns
Absolute Jitter		-	-	0.1	ns

a. IEEE 802.3 frequency tolerance ±50 ppm.

b. IEEE 802.3 frequency tolerance ±50 ppm.

20.2.5 Hibernation Module

The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces of the system must be driven to 0 V_{DC} or powered down with the same regulator controlled by $\overline{\text{HIB}}$.


The regulators controlled by $\overline{\text{HIB}}$ are expected to have a settling time of 250 µs or less.

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
H1	t _{HIB_LOW}	Internal 32.768 KHz clock reference rising edge to /HIB asserted	-	200	-	μs
H2	t _{нів_нібн}	Internal 32.768 KHz clock reference rising edge to /HIB deasserted	-	30	-	μs
H3	t _{WAKE_ASSERT}	/WAKE assertion time	62	-	-	μs
H4	t _{WAKETOHIB}	/WAKE assert to /HIB desassert	62	-	124	μs
H5	t _{XOSC_SETTLE}	XOSC settling time ^a	20	-	-	ms
H6	t _{HIB_REG_WRITE}	Time for a write to non-volatile registers in HIB module to complete	92	-	-	μs
H7	t _{HIB_TO_VDD}	$\overline{\mathtt{HIB}}$ deassert to VDD and VDD25 at minimum operational level	-	-	250	μs

Table 20-18. Hibernation Module Characteristics

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

Figure 20-4. Hibernation Module Timing




20.2.6 Synchronous Serial Interface (SSI)

Table 20-19. SSI Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	1/2	-	t clk_per
S3	t _{clk_low}	SSIClk low time	-	1/2	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns

Figure 20-5. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement










Figure 20-7. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

20.2.7 JTAG and Boundary Scan

Table 20-20. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f _{тск}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	тск clock Low time	-	t _{TCK}	-	ns
J4	t _{тск_нідн}	тск clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
_		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
_		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO DVZ}		4-mA drive		7	9	ns
_		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Figure 20-8. JTAG Test Clock Input Timing




Figure 20-9. JTAG Test Access Port (TAP) Timing





Figure 20-10. JTAG TRST Timing



20.2.8 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

Table 20-21. GPIO Characteristics


20.2.9 Reset

Table 20-22. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	6	-	11	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	0	-	1	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	0	-	1	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	100	ms
R11	T _{MIN}	Minimum RST pulse width	2	-	-	μs

a. 20 * t _{MOSC_per}

Figure 20-11. External Reset Timing (RST)








Figure 20-13. Brown-Out Reset Timing




Figure 20-14. Software Reset Timing






Figure 20-15. Watchdog Reset Timing



21 Package Information

Figure 21-1. 100-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm	Footprint, 1.4 mm	package thickness
Symbols	Leads	100L
A	Max.	1.60
A ₁		0.05 Min./0.15 Max.
A ₂	±0.05	1.40
D	±0.20	16.00
D ₁	±0.05	14.00
E	±0.20	16.00
E ₁	±0.05	14.00
L	±0.15/-0.10	0.60
е	BASIC	0.50
b	±0.05	0.22
θ	===	0°~7°
ddd	Max.	0.08
CCC	Max.	0.08
JEDEC Refer	ence Drawing	MS-026
Variation I	Designator	BED

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 296 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 484).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND_PING;

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

	00		00	07	00	05	04	00	00	04	00	10	10	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			12	<u> </u>	10	3	0		0	5	4		2		0
-	1 Control 400F.E000														
	e RO, offset		set -												
D1D0, type	e ito, onsei	VER	361-								CL	ASS			
		VEIX	МА	 JOR								NOR			
PRORCTI	L, type R/W,	offset 0x			<u>ן</u>										
1 Bonon	_, () po 1011,	, on our ox			-										
														BORIOR	
LDOPCTL	, type R/W,	offset 0x0)34. reset 0:	 x0000.0000											
-			,												
												I VA	\DJ		
RIS, type	RO, offset	0x050, res	et 0x0000.0	000											
									PLLLRIS					BORRIS	
IMC, type	R/W, offset	0x054, re	set 0x0000.	.0000				I							
••															
									PLLLIM					BORIM	
MISC, typ	e R/W1C, o	ffset 0x05	8, reset 0x0												
									PLLLMIS					BORMIS	
RESC, typ	pe R/W, offs	et 0x05C,	reset -	•								•			
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	e R/W, offse	et 0x060, re	eset 0x07A0	0.3AD1											
				ACG		SY	SDIV		USESYSDIV						
		PWRDN		BYPASS			ТХ	AL		OSC	SRC			IOSCDIS	MOSCDIS
PLLCFG,	type RO, of	fset 0x064	l, reset -												
C	DD					F							R		
RCC2, typ	pe R/W, offs	et 0x070,	reset 0x078	80.2800											
USERCC2					SYS	DIV2									
		PWRDN2		BYPASS2						OSCSRC2					
DSLPCLK	CFG, type	R/W, offse	t 0x144, res	set 0x0780.	0000							_			
					DSDIV	ORIDE									
									[DSOSCSRO	2				
DID1, type	e RO, offset		set -												
		R			F/	۹M						RTNO			
	PINCOUNT								TEMP		P	KG	ROHS	QL	JAL
DC0, type	RO, offset	0x008, res	set 0x00FF.(003F											
								MSZ							
DQ ()							FLAS	SHSZ							
DC1, type	RO, offset	ux010, res	set 0x0100.3	30DF			o								
							CAN0	MOUL	1115		D: 1	WDT	014/0	014/5	ITAC
D 00 /	MINS			1010				MPU	HIB		PLL	WDT	SWO	SWD	JTAG
DC2, type	e RO, offset	uxu14, res	set ux000F. [,]	1013								TIMEDO	TIMEDO	TIMER	TIMES
			1000								0010	TIMER3	TIMER2	TIMER1	
DC2 5	DO -#- 1	0+040 -	I2C0	0000							SSI0			UART1	UART0
DC3, type	e RO, offset	UXU18, res	set 0x0300.0			0004	0000								
						CCP1	CCP0								

								1							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC4, type	e RO, offset (0x01C, res)07F				1							
	EPHY0		EMAC0				E1588		00100	00105	00105	00100	00100	00100	0.010
									GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIO
RCGC0, t	type R/W, off	set 0x100,	, reset 0x00	000040								1			
							CAN0					WDT			
									HIB			WDT			
SCGC0, t	ype R/W, off	set 0x110,	reset 0x00	000040								1			
							CAN0					WDT			
									HIB			WDT			
DCGC0, t	type R/W, off	set 0x120,	, reset 0x00	000040								1			
							CAN0					WDT			
				<u> </u>					HIB			WDT			
RCGC1, t	type R/W, off	set 0x104	, reset 0x00	000000											
												TIMER3	TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UART
SCGC1, t	ype R/W, off:	set 0x114,	reset 0x00	000000											
												TIMER3	TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UART
DCGC1, t	type R/W, off	set 0x124	, reset 0x00	000000											
												TIMER3	TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UART
RCGC2, t	type R/W, off	set 0x108		000000											
	EPHY0		EMAC0						_						
									GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, t	ype R/W, off	set 0x118,	reset 0x00	000000											
	EPHY0		EMAC0												
									GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, t	type R/W, off	set 0x128		000000											
	EPHY0		EMAC0												
									GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, t	ype R/W, off	set 0x040,	reset 0x00	000000											
							CAN0								
									HIB			WDT			
SRCR1, t	ype R/W, off	set 0x044,	reset 0x00	000000											
												TIMER3	TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UART
SRCR2, t	ype R/W, off	set 0x048,	reset 0x00	000000											
	EPHY0		EMAC0												
									GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
	ation Mod	lule													
Base 0x	400F.C000														
HIBRTCC	, type RO, of	ffset 0x00	0, reset 0x0	0000.0000											
							RT	CC							
							RT	CC							
HIBRTCM	/0, type R/W,	offset 0x	004, reset 0	xFFFF.FFF	F										
							RTO	CM0							
							RTO	CM0							
HIBRTCM	I1, type R/W,	offset 0x	008, reset 0	xFFFF.FFF	F										
							RTO	CM1							
							RTO	CM1							
	D, type R/W,	offset 0x	00C, reset 0)xFFFF.FFF	F										
HIBRTCL															
HIBRTCL							RT	CLD							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HIBCTL, t	type R/W, of	ffset 0x010	, reset 0x0	000.0000											
								VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
HIBIM, typ	pe R/W, offs	set 0x014, i	reset 0x000	0.0000											
												EXTW	LOWBAI	RTCALT1	RICAL
HIBRIS, ty	ype RO, offs	set 0x018,	reset 0x00	0.0000											
												EXTW	LOWBAT	RTCALT1	RTCAL
HIBMIS. t	ype RO, off	set 0x01C.	reset 0x00	00.0000									20118/11		
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,													
								_				EXTW	LOWBAT	RTCALT1	RTCAL
HIBIC, typ	pe R/W1C, o	offset 0x02	0, reset 0x(0000.0000								1			
												EXTW	LOWBAT	RTCALT1	RTCAL
IIBRTCT,	, type R/W, o	offset 0x02	24, reset 0x	0000.7FFF		-								-	
							Т	RIM							
HIBDATA	, type R/W, o	offset 0x03	30-0x12C, r	eset 0x0000	0.0000										
								RTD							
							ł	RTD							
Flash C	I Memory	offset													
Base 0x4	400F.D000	1													
FMA, type	e R/W, offse	t 0x000, re	set 0x0000	.0000											
															OFFSE
							OF	FSET							
-MD, type	e R/W, offse	t 0x004, re	set 0x0000	.0000											
								ATA							
FMC type	e R/W, offse	t 0x008 ro	sot 0x0000	0000			L								
mo, type	e 10 11 , 0113e		361 020000				W	RKEY							
												СОМТ	MERASE	ERASE	WRITE
FCRIS, ty	pe RO, offs	et 0x00C, i	reset 0x000	0.0000								1			
														PRIS	ARIS
CIM, typ	e R/W, offse	et 0x010, re	eset 0x000	0.0000											
														PMASK	AMAS
FCMISC,	type R/W1C	, offset 0x	014, reset (x0000.000	0										
														PMISC	AMISC
	I Memory														
	1 Control 400F.E000														
JSECRL,	type R/W, c	offset 0x14	0, reset 0x3	31											
											US	EC			
MPRE0,	type R/W, o	offset 0x13	0 and 0x20	0, reset 0xF	FFF.FFFF										
							READ	ENABLE							
							READ	ENABLE							

	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
31 15	30 14	29 13	28 12	11	10	25 9	24 8	23	6	5	20	3	2	17	0
		offset 0x134				3	0	1 '	Ŭ	5			2		U
WII I 20,	type tow,	511361 0 1 1 3 4		, 16361 021			PROG	ENABLE							
								ENABLE							
ISER DB	G type R/	W, offset 0x	1D0 reset		FF										
NW	, type 14	, 011001 04	120,10001	•				DATA							
INVV							ATA	DAIA						DBG1	DBG0
	C0 type P	/// offect 0	v1E0 rosot		CCC	07								DDOT	DBOO
NW	GU, type R	/W, offset 0	XIEU, IESEL	UXFFFF.F	FFF			DATA							
INVV								ATA							
	C1 tune B	MI offeet 0	v1E4 rooot		CCC										
NW	LOI, LYPE R	/W, offset 0	X1E4, 16561	UXFFFF.F	FFF			DATA							
INVV								ATA							
	6						Di								
-MPRE1,	type R/W,	offset 0x204	, reset uxr	FFF.FFFF											
MDDC	tune Date	-Hart 0 000					READ_	ENABLE							
-MPRE2,	τype R/W,	offset 0x208	s, reset 0x0	000.0000			DF · -								
	6						KEAD_	ENABLE							
-MPRE3,	τype R/W,	offset 0x200	, reset 0x0	000.0000											
								ENABLE							
							READ_	ENABLE							
FMPPE1,	type R/W, o	offset 0x404	, reset 0xF	FFF.FFFF											
								ENABLE							
							PROG_	ENABLE							
FMPPE2,	type R/W, o	offset 0x408	, reset 0x0	000.0000											
								ENABLE							
							PROG_	ENABLE							
FMPPE3,	type R/W,	offset 0x400	C, reset 0x0	000.0000											
								ENABLE							
							PROG_	ENABLE							
GPIO Po GPIO Po GPIO Po GPIO Po	ort A base ort B base ort C base ort D base ort E base ort F base	se Input/ 0x4000.44 0x4000.56 0x4000.66 0x4000.77 0x4002.44 0x4002.56 0x4002.66	000 000 000 000 000 000 000												
	ort G base			~^^^^	0										
GPIO Po		V, offset 0x0)00, reset 0:		•										
GPIO Po		V, offset 0x0	100, reset 02												
GPIO Po GPIODATA	A, type R/V											DATA			
GPIO Po GPIODATA	A, type R/V	V, offset 0x0 offset 0x40										DATA			
GPIO Po GPIODAT	A, type R/V														
<mark>gpiodat</mark> i gpiodati	A, type R/V	offset 0x400	D, reset 0x0	000.0000								DATA			
<mark>gpiodat</mark> i gpiodati	A, type R/V		D, reset 0x0	000.0000											
<mark>gpiodat</mark> i gpiodati	A, type R/V	offset 0x40	D, reset 0x0	000.0000								DIR			
GPIODAT, GPIODAT, GPIODIR, GPIOIS, ty	A, type R/V type R/W, ype R/W, o	offset 0x400	0, reset 0x0	000.0000											
GPIODAT, GPIODAT, GPIODIR, GPIOIS, ty	A, type R/V type R/W, ype R/W, o	offset 0x400	0, reset 0x0	000.0000								DIR			
GPIODAT, GPIODAT, GPIODIR, GPIOIS, ty	A, type R/V type R/W, ype R/W, o	offset 0x400	0, reset 0x0	000.0000								DIR			
GPIODAT/ GPIODAT/ GPIOIR, GPIOIS, ty GPIOIBE,	A, type R/V type R/W, ype R/W, or type R/W,	offset 0x400	D, reset 0x00 reset 0x000	000.0000								DIR			
GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIBE,	A, type R/V type R/W, ype R/W, or type R/W,	offset 0x400	0, reset 0x00 reset 0x000 3, reset 0x0	000.0000								DIR IS			
GPIODAT/ GPIODAT/ GPIOIR, GPIOIS, ty GPIOIBE,	A, type R/V type R/W, ype R/W, or type R/W,	offset 0x400	0, reset 0x00 reset 0x000 3, reset 0x0	000.0000								DIR IS			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOIM, ty	/pe R/W, of	ffset 0x410	, reset 0x0	000.0000									1		
											IN	ΛE			
GPIORIS,	type RO, o	ffset 0x414	, reset 0x0	0000.0000				1							
											R	l IS			
GPIOMIS,	type RO, o	offset 0x418	3, reset 0x0	0000.0000											
											N	lis			
GPIOICR,	type W1C,	offset 0x41	1C, reset 0	x0000.0000											
GPIOAESE	=1_type R/	W, offset 0	x420 reset	 t_								С			
											AF	I SEL			
GPIODR2	R, type R/W	V, offset 0x	500, reset (0x0000.00FF	-										
	D 400 - D 24	1 offer=1.0	F04								DF	RV2			
GPIODR4	≺, туре к/W	v, omset Ux	ou4, reset (0x0000.0000	,										
											DF	 RV4			
GPIODR8	R, type R/W	V, offset 0x	508, reset (0x0000.0000)			1							
											DF	RV8			
GPIOODR	, type R/W,	offset 0x5	0C, reset 0	x0000.0000											
											0	 DE			
GPIOPUR,	type R/W,	offset 0x5	10, reset -												
											Р	UE			
GPIOPDR,	type R/W,	offset 0x5 [,]	14, reset 0x	x0000.0000											
GPIOSI R	type R/W	offset 0x51	18 reset Ov	k0000.0000							P	DE			
CI IOULA,	.,		, 10301 07												
											S	I RL			
GPIODEN,	, type R/W,	offset 0x5 [,]	1C, reset -									•			
0010100			F00 1	0.0000.000							D	EN			
GPIOLOCI	ĸ, type R/V	v, ottset 0x	520, reset	0x0000.000 [,]	1		10	CK							
								ICK							
GPIOCR, t	ype -, offse	et 0x524, re	eset -				-								
											C	R			
GPIOPerip	ohID4, type	RO, offset	0xFD0, re	set 0x0000.(0000										
GPIOParin	hID5 type	RO offect	0xFD4 ro	set 0x0000.(000						PI	D4			
or ior enp		, onset	JAI D4, 18												
											PI	 D5			
				1				1							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIOPeri	phID6, type	RO, offset	t 0xFD8, res	set 0x0000.	0000										
											PI	D6			
SPIOPeri	phID7, type	RO, offset	t 0xFDC, re	set 0x0000	.0000										
											PI	D7			
GPIOPeri	phID0, type	RO, offset	0xFE0, res	set 0x0000.	0061		1								1
											PI	D0			
GPIOPeri	phID1, type	RO, offset	0xFE4, res	set 0x0000.	0000										
											PI	D1			
GPIOPeri	phID2, type	RO, offset	0xFE8, res	set 0x0000.	0018										
											PI	D2			
GPIOPeri	phID3, type	RO, offset	0xFEC, re	set 0x0000.	.0001										
											PI	D3			
GPIOPCe	IIID0, type F	RO, offset (0xFF0, rese	et 0x0000.0	00D										
											CI	D0			
GPIOPCe	IIID1, type F	RO, offset (0xFF4, rese	et 0x0000.0	0F0										
											CI	D1			
GPIOPCe	IIID2, type F	RO, offset (0xFF8, rese	et 0x0000.0	005	-									
											CI	D2			
GPIOPCe	IIID3, type F	RO, offset (0xFFC, res	et 0x0000.0	0B1										
											CI	D3			
Timer0 b Timer1 b Timer2 b Timer3 b	al-Purpos pase: 0x400 pase: 0x400 pase: 0x400 pase: 0x400 pase: 0x400 pase: 0x400 pase: 0x400	03.0000 03.1000 03.2000 03.3000		×0000.0000)										
-		,													
														GPTMCFG	
GPTMTAN	MR, type R/	W, offset 0	x004, reset	0x0000.00	00										
	, .,	,													
												TAAMS	TACMR	ΤΔ	MR
GPTMTR	MR, type R/	W. offset A	x008. reset	0x0000 00	00							1			
	, ., .,														
												TBAMS	TBCMR	те	MR
GPTMCT	L, type R/W	offset 0x0	IC reset 0	×0000 0000	1								TOOMIK	iD	wit x
	∟, type rt/W	, onset uxu	oc, reset u		,										
	TDDMAA	TROTE		TOC		TROTAL	TOCN			TAOTE	DTOCH			TAOTALL	TAFA
00714	TBPWML	TBOTE	40			TBSTALL	TBEN		TAPWML	TAOTE	RTCEN		/ENT	TASTALL	TAEN
GPIMIMF	R, type R/W,	onset 0x0	18, reset 0	x0000.0000											
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOI
GPTMRIS	6, type RO, o	offset 0x01	C, reset 0x	0000.0000											
					CBERIS		TBTORIS					RTCRIS	CAERIS	CAMRIS	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMMIS	S, type RO,	offset 0x02	20, reset 0x					•						-	
					CBEMIS	CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOMIS
GPTMICE	type W10	Coffset 0x	024 reset (0x0000.000											
		, 011001 04	J24, 10001 0												
					CRECINIT	CBMCINT	TRTOCINIT					RTCCINIT	CAECINT	CAMCINIT	TATOCINIT
ODTHITA				1 00000 FI				FF (00 bit)					CALCINT	CANCINI	AIOCINI
GPTWIA	LR, type R	νν, oπset u	xuza, reset	(UXUUUU.FF	FFF (16-bit ı	node) and			mode)						
							TAIL								
							TAI	LRL							
GPTMTB	ILR, type R	/W, offset 0	x02C, rese	et 0x0000.F	FFF										
							TBI								
GPTMTA	MATCHR, t	ype R/W, of	ifset 0x030,	, reset 0x00	000.FFFF (1	6-bit mode) and 0xFFI	FF.FFFF (3	2-bit mode)					
							TAN								
							TAN	/IRL							
GPTMTB	MATCHR, t	ype R/W, o	ffset 0x034	, reset 0x00	000.FFFF										
							TBN	MRL							
GPTMTA	PR, type R/	W, offset 0	x038, reset	t 0x0000.00	00										
											TAF	PSR			-
GPTMTB	PR, type R/	W, offset 0	x03C, reset	t 0x0000.00	000										
											TBI	PSR			
GPTMTA	PMR, type I	R/W, offset	0x040, res [,]	et 0x0000.0	0000			1							
											TAP	SMR			
GPTMTB	PMR. type	R/W. offset	0x044. res	et 0x0000.0	0000			1							
	7.31	,		1											
											TBP	I SMR			
GPTMTA	R type RO	offset 0x0	48 reset 0	10000 FFFF	- (16-bit mo	de) and 0x	FFFF FFFF	(32-bit mo	de)			-			
	ц, цро но,	011001 020	40,1000107		(10 510 110		TA								
							TA								
CRIMTR	P type PO	offect 0x0	AC reset 0	x0000.FFFI											
GETWITE	R, type RO	, onset oxo	40, 16361 0	10000.1111	1										
							тр								
100 1							TB								
	dog Time														
	4000.0000														
WDTLOA	D, type R/V	V, offset 0x	000, reset (0xFFFF.FFF	₹F										
								Load							
							WDT	Load							
WDTVAL	UE, type R	D, offset 0x	:004, reset	0xFFFF.FFI	FF										
							WDT	Value							
							WDT	Value							
WDTCTL	, type R/W,	offset 0x00	08, reset Ox	0000.0000											
														RESEN	INTEN
WDTICR,	type WO, o	offset 0x00	C, reset -												
							WDT	IntClr							
							WDT	IntClr							
WDTRIS,	type RO, o	ffset 0x010), reset 0x0	000.000											
															WDTRIS

												1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTMIS,	type RO, of	ffset 0x014	l, reset 0x0	000.0000								1			
															WDTMIS
WDTTES	T, type R/W,	offset 0x4	18. reset 0	×0000.0000	1										
	., ., .,														
							STALL								
WDTLOC	K, type R/W	l, offset 0x	C00, reset	0x0000.000	0										
							WDT	FLock							
							WDT	FLock							
WDTPerip	ohID4, type	RO, offset	0xFD0, res	set 0x0000.	0000										
											PI	D4			
WDTPerip	ohID5, type	RO, offset	0xFD4, res	set 0x0000.	0000										
WDTD		DO 6#- 1	0.500 -		0000						PI	D5			
worren	ohID6, type	RU, offset			0000										
											PI	 D6			
WDTPerin	ohID7, type	RO. offset	0xFDC. re	set 0x0000.	.0000										
		-,													
											PI	D7			_
WDTPerip	ohID0, type	RO, offset	0xFE0, res	set 0x0000.	0005										
											PI	D0			
WDTPerip	ohID1, type	RO, offset	0xFE4, res	set 0x0000.	0018										
											PI	D1			
WDTPerip	ohID2, type	RO, offset	0xFE8, res	set 0x0000.	0018										
											DI	 D2			
WDTPorir	ohID3, type	RO offect			0001						FI	02			
WD II CII	Sines, type	110, 011301													
											PI	D3			
WDTPCel	IID0, type R	O, offset 0)xFF0, rese	t 0x0000.00	00D										
											CI	D0			_
WDTPCel	IIID1, type R	O, offset 0)xFF4, rese	t 0x0000.00	DF0										
											CI	D1			
WDTPCel	IID2, type R	O, offset 0)xFF8, rese	t 0x0000.00	005										
											CI	D2			
WDTPCel	IID3, type R	O, offset C	DXFFC, rese	et 0x0000.0	081										
											CI	D3			
Univers		obronos	In Page	voro/Tr-	nemitte		Te)				CI	20			
UART0 b	sal Asyn base: 0x40 base: 0x40	00.C000	IS KECËI	vers/1ra	nsmitte	S (UAR	is)								
UARTDR,	type R/W, o	offset 0x00	0, reset 0x	0000.0000											
				OE	BE	PE	FE				DA	TA			
				1		1	1	1							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JARTRSF	R/UARTECR	, type RO,	, offset 0x0	04, reset 0x	0000.0000			I							
												OE	BE	PE	FE
UARTRSF	R/UARTECR	, type WO	, offset 0x0	04, reset 0x	<0000.0000)									
											DA	TA			
UARTFR,	type RO, of	fset 0x018	3, reset 0x0	000.0090									-		
								TXFE	RXFF	TXFF	RXFE	BUSY			
UARTILPI	R, type R/W	, offset 0x	020, reset 0	x0000.0000)										
											ILPD	VSR			
UARTIBR	D, type R/W	, offset 0x	024, reset (0x0000.0000)			1							
								 /INT							
	RD, type R/V	V offect 0	x028 resot	0x0000 000	0										
		., onset 0			-										
												DIVE	RAC		
UARTLCR	RH, type R/V	V, offset 0	x02C, reset	0x0000.000	00								-		
								SPS	WI	.EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	., type R/W,	offset 0x0	30, reset 0	x0000.0300				1							
						RXE	TXE	LBE					SIRLP	SIREN	UARTEN
UARTIFLS	S, type R/W,	offset 0x0	034, reset 0	x0000.0012											
											RXIFLSEL			TXIFLSEL	
UARTIM, 1	type R/W, o	ffset 0x03	8, reset 0x0	000.0000									-		
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS,	, type RO, o	ffset 0x03	C, reset 0x	0000.000F											
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	, type RO, c	offset 0x04	0, reset 0x0	0000.0000											
					051410	DEMIO	DEMIO	FENIO	DTMIC	TVANO	DVMIO				
	ture 14/4 C	offeet Ove	14		OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	, type W1C,	onset uxu	J44, reset u	x0000.0000											
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPori	iphID4, type	RO. offer	t 0xFD0 re	set 0x0000		DEIO	1 210		KIIO	1710	1010				
	.рльч, суре														
											PI	D4			
UARTPeri	iphID5, type	RO, offse	et 0xFD4. re	set 0x0000.	.0000			1							
	,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,	,												
											PI	D5			
UARTPeri	iphID6, type	RO, offse	et 0xFD8, re	set 0x0000.	.0000			1							
											PII	D6			
UARTPeri	iphID7, type	RO, offse	et 0xFDC, re	eset 0x0000	.0000										
											PI	D7			

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			et 0xFE0, re			3	0	,	0	5	4	5	2	1	0
o Aith en	pineo, type	110, 01130													
											P	I ID0			
UARTPeri	phID1, type	RO, offse	et 0xFE4, re	set 0x0000	.0000			1							
		,	,												
											P	ID1			
UARTPeri	phID2, type	RO, offse	et 0xFE8, re	set 0x0000	.0018			1							
											P	ID2			1
UARTPeri	phID3, type	RO, offse	et 0xFEC, re	eset 0x0000	.0001										
											P	ID3			
UARTPCel	IIID0, type I	RO, offset	0xFF0, res	et 0x0000.0	00D			-							
											С	ID0			
UARTPCel	IIID1, type I	RO, offset	0xFF4, res	et 0x0000.0	0F0			1							
											-				
			0.550								С	ID1			
UARTPCel	IIID2, type F	RO, offset	0xFF8, res	et 0x0000.0	005										
											0	ID2			
		20 offect	0xFFC, res		0B1						0	IDZ			
UANTFOR	inds, type i	(O, Oliset	0,110,103												
											C	I ID3			
Supahra		arial Int	erface (S								-				
	e: 0x4000		enace (c	551)											
), reset 0x00	000.0000											
, . ,	,,,,		.,												
			S	I CR				SPH	SPO	FI	RF		DS	SS	
SSICR1, ty	/pe R/W, of	fset 0x004	l, reset 0x00	000.000				1				1			
												SOD	MS	SSE	LBM
SSIDR, typ	be R/W, offs	et 0x008,	reset 0x00	00.0000											
							D/	ATA							
SSISR, typ	oe RO, offse	et 0x00C, i	reset 0x000	0.0003											
											BSY	RFF	RNE	TNF	TFE
SSICPSR,	type R/W, o	offset 0x01	10, reset 0x	0000.0000											
											CPS	DVSR			
SSIIM, typ	e R/W, offs	et 0x014, ı	reset 0x000	0.0000											
												TXIM	RXIM	RTIM	RORIM
SSIRIS, typ	pe RO, offs	et 0x018,	reset 0x000	0.0008											
												TVE	DVDIC	DTDIC	DODD
0011110	- DC - 17											TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, ty	pe RO, offs	et ux01C,	reset 0x00	00.000											
												TYANO	DVMO	DTMO	POPMIC
001107												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, ty	pe w1C, of	rset 0x020), reset 0x0	000.0000											
														DTIC	PODIC
														RTIC	RORIC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIPeriphI	D4, type R	O, offset (xFD0, rese	t 0x0000.0	000										
											PI	D4			
SSIPeriphI	D5, type R	O, offset (xFD4, rese	t 0x0000.0	000										
											PI	D5			
SSIPeriphI	D6, type R	O, offset 0)xFD8, rese	t 0x0000.0	000										
		-													
											PI	D6			
SSIPeriphI	D7. type R	O. offset ()xFDC, rese	t 0x0000.0	000			1							
		-,													
											PI	D7			
ClDerinhl	D0 france D	0)xFE0, rese	h 0×0000 0	000							51			
SSIPERIPHIL	DO, LYPE K	o, onset t	JAFEU, Tese		022										
												D0			
0010- 1 1	M 4 =	0 - 11 - 1									Ы	D0			
SIPeriphi	טז, type R	u, offset ()xFE4, rese	t UX0000.0	000										
											PI	D1			
SSIPeriphI	D2, type R	O, offset 0)xFE8, rese	t 0x0000.0	018										
											PI	D2			
SSIPeriphI	D3, type R	O, offset (xFEC, rese	et 0x0000.0	001										
											PI	D3			
SSIPCellID	0, type RO	, offset 0x	FF0, reset	0x0000.000	D		1								
											CI	D0			
SSIPCellID	1. type RO	. offset 0x	FF4, reset	0x0000.00	=0			1							
	.,.,,	,			-										
											CI	D1			
SEIRCAUID	2 tune BO	offoot Ox	EE9 recet	0~000 000)6										
SSIFCelliD	2, туре ко	, onset ux	(FF8, reset		J5										
											01				
											CI	D2			
SSIPCellID:	3, type RO	, offset 0x	(FFC, reset	0x0000.00	B1										
											CI	D3			
Inter-Inte	egrated	Circuit	(I ² C) Inte	erface											
I ² C Mast	er														
I2C Maste	r 0 base:	0x4002.0	0000												
2CMSA, ty	pe R/W, of	fset 0x000	0, reset 0x0	000.0000											
											SA				R/S
2CMCS_tv	ne RO. off	set 0x004	, reset 0x00												
_ 330, ty			,												
									BUSBSY			DATACK		EDDOD	BUSY
									DUSBSY	IDLE	ARBLST	DAIACK	ADRACK	ERRUR	DUSY
ZCMCS, ty	pe wo, of	iset UXU04	l, reset 0x00	000.0000											
												ACK	STOP	START	RUN
2CMDR, ty	pe R/W, of	fset 0x00	8, reset 0x0	000.0000											
											DA	TA			

				07		05							10	47	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	, type R/W,					Ū	Ū		0	Ū			_		Ŭ
,	/ 31 - /														
											Т	PR			
I2CMIMR,	, type R/W, o	offset 0x01	IO, reset Ox	0000.0000											
															IM
I2CMRIS,	type RO, of	fset 0x014	4, reset 0x0	000.0000											
															RIS
I2CMMIS,	, type RO, o	ffset 0x018	8, reset 0x0	0000.0000								1			
															MIS
	type WO, o	ffset 0x01	C. reset 0x	0000 0000											WIIO
izoinion,	type no, e	indet exe i	0, 10000 0x												
															IC
I2CMCR, t	type R/W, o	ffset 0x02	0, reset 0x0	0000.0000								1			
										SFE	MFE				LPBK
Inter-In	tegrated	Circuit	(I ² C) Inte	erface											
I ² C Slav	ve														
I2C Slave	e 0 base: (0x4002.08	800												
I2CSOAR,	, type R/W,	offset 0x0	00, reset 0x	<0000.0000											
												OAR			
I2CSCSR,	, type RO, o	ffset 0x00	4, reset 0x(0000.0000											
													EDD	TREQ	DDEO
INCECER	, type WO, o	ffeat 0x00	A reset Ox	0000 0000									FBR	IREQ	RREQ
120303R,	, type wo, t	JIISet UXUU	, 18361 UX	0000.0000											
															DA
I2CSDR, t	type R/W, of	fset 0x008	3, reset 0x0	000.0000											
											D/	ATA			
I2CSIMR,	type R/W, o	offset 0x00	C, reset 0x	0000.0000											
															IM
I2CSRIS, 1	type RO, of	fset 0x010	, reset 0x0	000.0000											
															RIS
I2CSMIS,	type RO, of	tset 0x014	, reset uxu	000.0000				1							
															MIS
I2CSICR	type WO, o	ffset 0x018	8. reset 0x0	000.0000											WIG
	.,		.,												
															IC
Control	ller Area	Networ		Module											
	ase: 0x400			liouulo											
CANCTI	type R/W, o	offset 0x00	0, reset 0x	0000.0001											
CANCIL,															
CANCIL,															

	1														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CANSIS,	type R/W, d	offset 0x004	, reset uxt	0000.0000											
								BOff	EWarn	EPass	RxOK	TxOK		LEC	
	turno PO o	offset 0x008	rosot 0x0	000.0000				ВОП	Lvvam	LF d35	NAOK	TXOR		LLO	
CANERR,	type KO, O	IISet 0x000	, Teset 0x0												
RP				REC							TI	EC			
	vne R/W. o	ffset 0x00C,	reset 0x0												
, -	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
		TSeg2			TS	eg1		SJ	W			B	RP		
CANINT, t	ype RO, of	fset 0x010, i	reset 0x00	00.0000		-									
							Ir	ntld				1			
CANTST,	type R/W, c	offset 0x014	, reset 0x0	000.0000											
								Rx	T	-x	LBack	Silent	Basic		
CANBRPE	E, type R/W	, offset 0x0 ⁻	18, reset O	x0000.0000											
													BR	PE	
CANIF1C	RQ, type R	D, offset 0x0	020, reset	0x0000.0001	1										
Busy												MN	NUM		
CANIF2CI	RQ, type R	D, offset 0x0	080, reset	0x0000.0001	1										
Busy												MN	NUM		
CANIF1CI	MSK, type I	RO, offset 0	x024, rese	t 0x0000.00	00							1			
									Maala	A I-	Orinteral	OlderDeed	TD-IN- DI	Data	DataD
0.4.1.1.50.01								WRNRD	Mask	Arb	Control	CirintPnd	TxRqst/NewDat	DataA	DataB
CANIFZCI	MSK, type i	to, onset u	xuo4, rese	t 0x0000.00	00										
								WRNRD	Mask	Arb	Control	CirintPnd	TxRqstNewDat	DataA	DataB
CANIE1M	SK1 type F	20 offset 0	x028 reset	t 0x0000.FFI	FF			mand	Muok	740	Control		in qui briba	Dulurt	Dulub
		10, 011001 0													
							N	/sk							
CANIF2M	SK1, type F	RO, offset 0	x088, reset	t 0x0000.FFI	FF										
							N	/lsk							
CANIF1M	SK2, type F	RO, offset 0	x02C, rese	t 0x0000.FF	FF										
MXtd	MDir								Msk						
CANIF2M	SK2, type F	RO, offset 0	x08C, rese	t 0x0000.FF	FF										
MXtd	MDir								Msk						
CANIF1A	RB1, type F	RO, offset 0	k030, reset	t 0x0000.000	00										
								ID							
CANIF2A	RB1, type F	RO, offset 0	(090, reset	t 0x0000.000	00										
								ID							
CANIF1A	KB2, type F	(O, offset 0)	(U34, reset	t 0x0000.000	JU										
Ment		Dia							ID						
MsgVal	Xtd	Dir							ID						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CANIF2AF	RB2, type R	O, offset 0)x094, reset	0x0000.00	00							1			
	16.1	-													
MsgVal	Xtd	Dir							ID						
CANIF1MC	CTL, type R	O, offset 0)x038, reset	0x0000.00	00										
NewDet	Maalat	la (Da al	LINAssla	THE	DulE	DestEx	TuDaat	5 -D							
NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB					L	LC	
SANIFZING	JIL, type R	O, offset u	0x098, reset	0x0000.00	00										
NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB						LC	
	-		x03C, reset			NIII(LII	тліцы							20	
	ат, туре к/ч	v, onset of	kuse, reset	0x0000.00	50										
							Da								
	2 type R/V	V offset 0	x040, reset	0~000 000	0			16							
	12, type 104	, onset of	x040, 1636t	0.0000.000	,0										
							Da	l ata							
	31. type R/V	V. offset 0	x044, reset	0x0000.000	0										
	, .,,	,	,		-										
							Da	ata							
CANIF1DE	32, type R/V	V, offset 0	x048, reset	0x0000.000	00										
			, ,												
							Da	ata							
CANIF2DA	1, type R/V	V, offset 0	x09C, reset	0x0000.00	00										
							Da	ata							
CANIF2DA	2, type R/V	V, offset 0	x0A0, reset	0x0000.00	00										
							Da	ata							
CANIF2DE	31, type R/V	V, offset 0	x0A4, reset	0x0000.00	00										
							Da	ata							
CANIF2DE	32, type R/V	V, offset 0	x0A8, reset	0x0000.00	00										
							Da	ata							
CANTXRO	1, type RO	, offset 0x	100, reset 0	x0000.0000)										
							TxF	Rqst							
CANTXRO	2, type RO	, offset 0x	104, reset 0	×0000.0000)										
							TxF	Rqst							
CANNWD	A1, type RC), offset 0x	c120, reset	0x0000.000	0										
							Nev	vDat							
CANNWD	A2, type RC), offset 0x	d124, reset	0x0000.000	0										
							Nev	vDat							
CANMSG1	INT, type R	O, offset (0x140, rese	t 0x0000.00	00										
							IntF	Pnd							
CANMSG2	2INT, type R	O, offset (0x144, rese	t 0x0000.00	00										
							IntF	Pnd							

31	30	29	28	27	26	25	24	23	22	21	20	19	10	17	16
15	30 14	13	12	11	10	23 9	8	7	6	5	4	3	18 2	1	0
			0x160, rese			Ū	0		Ū	Ū			-		
	7.31	-,													
			II				Ms	gVal							
CANMSG2	VAL, type I	RO, offset	0x164, rese	et 0x0000.0	000										
							Ms	gVal							
Ethernet	t Contro	ller													
Ethernet Base 0x40															
		set 0x000	, reset 0x00	00.0000											
-, ,															
									PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
MACIACK,	type W1C,	offset 0x0	000, reset 0:	x0000.0000	D			1							
									PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
MACIM, typ	be R/W, off	set 0x004,	reset 0x00	00.007F											
									PHYINTM	MDINTM	RXERM	FOVM	TXEMPM	TXERM	RXINTI
MACRCTL,	type R/W,	offset 0x0)08, reset 0	×0000.0008	8										
											RSTEIEO	BADCRC	PRMS	AMUL	RXEN
мастсті	type R/W	offset 0x0	OC, reset 0:	×0000.0000)						1.01111.0	Ditborto	TTUIO	74002	TOXEN
	type ran,	onoct oxo													
											DUPLEX		CRC	PADEN	TXEN
MACDATA,	type RO (
	type no, t	offset 0x01	10, reset 0x	0000.0000				1							
,	type ito, t	offset 0x01	10, reset 0x	0000.0000		-	RXI	DATA							1
	type ito, t	offset 0x01	10, reset 0x	0000.0000											I
MACDATA,															
							RXI								
							RXI	ATA							
	type WO,	offset 0x0	10, reset 0x I, reset 0x00	0000.0000			RXI	DATA DATA							
MACDATA,	type WO,	offset 0x0	10, reset 0x I, reset 0x00 MACC	0000.0000 000.0000 DCT4			RXI	DATA DATA			MACC				
MACDATA, MACIA0, ty	type WO,	offset 0x0 fset 0x014	10, reset 0x I, reset 0x00 MACC MACC	0000.0000 000.0000 DCT4 DCT2			RXI	DATA DATA			MACO				
MACDATA, MACIA0, ty	type WO,	offset 0x0 fset 0x014	10, reset 0x I, reset 0x00 MACC	0000.0000 000.0000 DCT4 DCT2			RXI	DATA DATA							
MACDATA, MACIA0, ty	type WO,	offset 0x0 fset 0x014	10, reset 0x I, reset 0x00 MACC MACC 3, reset 0x00	0000.0000 000.0000 DCT4 DCT2 000.0000			RXI	DATA DATA			MAC	OCT1			
MACDATA, MACIA0, ty MACIA1, ty	type WO, rpe R/W, of rpe R/W, of	offset 0x0 fset 0x014 fset 0x018	10, reset 0x00 MACC MACC 3, reset 0x00 MACC	000.0000 000.0000 DCT4 DCT2 000.0000 DCT6			RXI	DATA DATA				OCT1			
MACDATA, MACIA0, ty MACIA1, ty	type WO, rpe R/W, of rpe R/W, of	offset 0x0 fset 0x014 fset 0x018	10, reset 0x I, reset 0x00 MACC MACC 3, reset 0x00	000.0000 000.0000 DCT4 DCT2 000.0000 DCT6			RXI	DATA DATA			MAC	OCT1			
MACDATA, MACIA0, ty MACIA1, ty	type WO, rpe R/W, of rpe R/W, of	offset 0x0 fset 0x014 fset 0x018	10, reset 0x00 MACC MACC 3, reset 0x00 MACC	000.0000 000.0000 DCT4 DCT2 000.0000 DCT6			RXI	DATA DATA			MAC	OCT1	ESH		
MACIA0, ty MACIA1, ty MACIA1, ty	type WO, rpe R/W, of rpe R/W, of	offset 0x0 fset 0x014 fset 0x018	10, reset 0x00 MACC MACC 3, reset 0x00 MACC	000.0000 000.0000 DCT4 DCT2 000.0000 DCT6 0000.003F			RXI	DATA DATA			MAC	DCT1	ESH		
MACIA0, ty MACIA1, ty MACIA1, ty	type WO, rpe R/W, of rpe R/W, of	offset 0x0 fset 0x014 fset 0x018	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0	000.0000 000.0000 DCT4 DCT2 000.0000 DCT6 0000.003F			RXI	DATA DATA			MAC	DCT1	ESH		
MACIA0, ty MACIA1, ty MACIA1, ty	type WO, rpe R/W, of rpe R/W, of	offset 0x0 fset 0x014 fset 0x018	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0	000.0000 000.0000 DCT4 DCT2 000.0000 DCT6 0000.003F			RXI	DATA DATA		REGADR	MAC	DCT1	ESH	WRITE	START
MACIA0, ty MACIA1, ty MACIA1, ty MACTHR, t	type WO, rpe R/W, of rpe R/W, of ype R/W, c	offset 0x014 fset 0x014 fset 0x018 ffset 0x01 offset 0x0	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0	0000.0000 000.0000 DCT4 DCT2 000.0000 DCT6 0000.003F x0000.0000			RXI	DATA DATA		REGADR	MAC	DCT1	ESH	WRITE	START
MACIA0, ty MACIA1, ty MACIA1, ty MACTHR, t	type WO, rpe R/W, of rpe R/W, of ype R/W, c	offset 0x014 fset 0x014 fset 0x018 ffset 0x01 offset 0x0	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0 020, reset 0	0000.0000 000.0000 DCT4 DCT2 000.0000 DCT6 0000.003F x0000.0000			RXI	DATA DATA		REGADR	MACC	DCT1	ESH	WRITE	STAR1
MACIA0, ty MACIA1, ty MACIA1, ty MACTHR, t MACMCTL,	type WO, rpe R/W, of rpe R/W, of ype R/W, of , type R/W, of type R/W, of	offset 0x0 fset 0x014 fset 0x018 ffset 0x01 offset 0x02	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0 D20, reset 0x1 D20, reset 0x1	x0000.0000 D00.0000 DCT4 DCT2 D00.0000 DCT6 0000.003F x0000.0000			RXI	DATA DATA		REGADR	MAC	DCT1	ESH	WRITE	STARI
MACDATA, MACIA0, ty MACIA1, ty MACTHR, t MACMCTL, MACMCV, t	type WO, rpe R/W, of rpe R/W, of ype R/W, of , type R/W, of type R/W, of	offset 0x0 fset 0x014 fset 0x018 ffset 0x01 offset 0x02	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0 020, reset 0	x0000.0000 D00.0000 DCT4 DCT2 D00.0000 DCT6 0000.003F x0000.0000			RXI	DATA DATA		REGADR	MACC	DCT1	ESH	WRITE	START
MACDATA, MACIA0, ty MACIA1, ty MACTHR, t MACMCTL, MACMCV, t	type WO, rpe R/W, of rpe R/W, of ype R/W, of , type R/W, of type R/W, of	offset 0x0 fset 0x014 fset 0x018 ffset 0x01 offset 0x02	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0 D20, reset 0x1 D20, reset 0x1	x0000.0000 D00.0000 DCT4 DCT2 D00.0000 DCT6 0000.003F x0000.0000				DATA DATA DATA		REGADR	MACC	DCT1	ESH	WRITE	STAR1
MACDATA, MACIA0, ty MACIA1, ty MACTHR, t MACMCTL, MACMDV, t	type WO, 'pe R/W, of 'pe R/W, of ype R/W, c , type R/W, c , type R/W, c	offset 0x014 fset 0x014 fset 0x018 offset 0x01 offset 0x02 offset 0x02	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0 20, reset 0x 24, reset 0x 24, reset 0x	x0000.0000 D00.0000 DCT4 DCT2 D00.0000 DCT6 D000.003F x0000.0000				DATA DATA		REGADR	MACC	DCT1	ESH	WRITE	START
MACDATA, MACIA0, ty MACIA1, ty MACTHR, t MACMCTL, MACMDV, t	type WO, 'pe R/W, of 'pe R/W, of ype R/W, c , type R/W, c , type R/W, c	offset 0x014 fset 0x014 fset 0x018 offset 0x01 offset 0x02 offset 0x02	10, reset 0x00 MACC MACC 3, reset 0x00 MACC C, reset 0x0 D20, reset 0x1 D20, reset 0x1	x0000.0000 D00.0000 DCT4 DCT2 D00.0000 DCT6 D000.003F x0000.0000				DATA DATA DATA		REGADR	MACC	DCT1	ESH	WRITE	STAR1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MACNP, ty	ype RO, off	set 0x034,	reset 0x000	00.000			-						-		
												N	PR		
MACTR, t	ype R/W, of	fset 0x038	, reset 0x00	000.0000											
															NEWTX
MACTS, ty	ype R/W, of	fset 0x03C	, reset 0x00	000.000											
															TSEN
Etherne	et Contro	oller													
MII Mar	nagemen	t													
Base 0x4	1004.8000														
MR0, type	R/W, addre	ess 0x00, r	eset 0x310	0											
RESET	LOOPBK	SPEEDSL	ANEGEN	PWRDN	ISO	RANEG	DUPLEX	COLT							
MR1, type	RO, addre	ss 0x01, re	eset 0x7849												
	100X F	100X_H	10T_F	10T_H					MFPS	ANEGC	RFAULT	ANEGA	LINK	JAB	EXTD
MR2, type	RO, addre	ss 0x02, re	eset 0x000E									1			1
							OUI	21:6]							
MR3. type	RO, addre	ss 0x03. re	eset 0x7237												
			[5:0]					M	IN				R	N	
MR4. type	R/W, addre			1								I			
NP	,	RF					A3	A2	A1	A0			S[4:0]		
	RO, addre		eset 0x0000										-[]		
NP	ACK	RF				۵ľ	7 ∙01						S[4:0]		
	NP ACK RF A[7:0] S[4:0] 6, type RO, address 0x06, reset 0x0000 <td></td>														
mito, type	rico, addre	33 0,00,10									PDF	LPNPA		PRX	LPANEG
MD16 tur	e R/W, add	roop 0x10	react 0x01	10							FDI	LENEA		FIX	LFANLO
RPTR	INPOL	iess uxiu,	TXHIM	SQEI	NL10					APOL				PCSBP	RXCC
					INL TO					AFUL	RVSPOL			FUSBE	RACC
	e R/W, add														
	RXER_IE		_	_	LSCHG_IE	RFAULI_IE	ANEGCOMP_E	JABBER_INI	RXER_INT	PRX_INT	PDF_INT	LPACK_INT	LSCHG_INT	RFAULI_INI	ANECCONPT
MR18, typ	e RO, addr	ess 0x12, i													
			ANEGF	DPLX	RATE	RXSD	RX_LOCK								
	e R/W, add	ress 0x13,	reset 0x40	00											
	0[1:0]														
MR23, typ	e R/W, add	ress 0x17,	reset 0x00	10											
									LED	[3:0]			LED	0[3:0]	
MR24, typ	e R/W, add	ress 0x18,	reset 0x00	C0											
								PD_MODE	AUTO_SW	MDIX	MDIX_CM		MDD	K_SD	

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S8730-IQC50	Stellaris [®] LM3S8730 Microcontroller
LM3S8730-IQC50(T)	Stellaris [®] LM3S8730 Microcontroller

C.2 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.3 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3