

# LM3537 8-Channel WLED Driver with Four Integrated LDOs

Check for Samples: LM3537

## **FEATURES**

## Lighting:

- 8-channel Backlight Capability
- Internal ALS Engine; PWM Input to Support CABC
- Built-In Power Supply and Gain Control for Ambient Light Sensor
- Up to 90% Efficiency
- Adaptive Charge Pump with 1x and 1.5x Ggains for Maximum Efficiency
- 128 Dimming Steps for Group A, Exponential or Linear Dimming Selectable by Register Setup
- 8 Linear Dimming States for Group B LDOs:
- 4 Programmable LDOs (300 mA/150 mA Output Currents)
- Default Startup Voltage States
- Low Dropout Voltage: 100 mV typ. at 150 mA Load Current

- LDO Input Voltage = 1.8V to V<sub>IN A</sub>
- Overload Protection
   Combined Common Features:
- Wide Input Voltage Range: 2.7V to 5.5V
- I<sup>2</sup>C-Compatible Serial Interface
- 2 General-Purpose Outputs


#### **APPLICATIONS**

- Smartphone Lighting
- MP3 Players, Gaming Devices
- Digital Cameras

### DESCRIPTION

The LM3537 is a highly integrated LED driver capable of driving 8 LEDs in parallel for single display backlighting applications. Independent LED control allows for a subset of the main display LEDs to be selected for partial illumination applications.

## **Typical Application Circuit**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



## **DESCRIPTION (CONTINUED)**

I<sup>2</sup>C-compatible control allows full configurability of the backlighting function. The LM3537 provides multi-zone Ambient Light Sensing allowing autonomous backlight intensity control in the event of changing ambient light conditions. A PWM input is also provided to give the user a means to adjust the backlight intensity dynamically based upon the content of the display.

Four integrated LDOs are fully configurable through I<sup>2</sup>C capable of addressing point-of-load regulation needs for functions such as integrated camera modules. The LDOs can be powered from main battery source, or by a fixed output voltage of an external buck converter (post regulation) leading to higher conversion efficiency.

The LM3537 provides excellent efficiency without the use of an inductor by operating the charge pump in a gain of 3/2 or in Pass Mode. The proper gain for maintaining current regulation is chosen, based on LED forward voltage, so that efficiency is maximized over the input voltage range.

LM3537 is offered in a tiny 30-bump DSBGA package.

## **Connection Diagram**




Figure 1. 30-Bump DSBGA Package Top View



## **Pin Descriptions**

Bump	Name	Description
C5	V <sub>IN_A</sub>	Input voltage for LED driver and sensor interface. Input range: 2.7V to 5.5V.
E5	$V_{IN\_B}$	Input voltage for the regulators. This must be connected to the same voltage supply as $V_{\text{IN\_A}}$
F5	$V_{IN\_C}$	Input voltage (power rail) for the LDO regulators. $1.8V \le V_{IN\_C} \le V_{IN\_A}$
B1	SCL	Serial interface clock
B3	SDA	Serial interface data
A1	HWEN	Hardware enable pin. High = normal operation, low = RESET
B2	PWM	External PWM Input - Allows the current sinks to be turned on and off at a frequency and duty cycle externally controlled. Minimum on-time pulse width = 15 µsec.
E4	SBIAS	Power supply for a light sensor. Leave unconnected if not used.
E3	GPO1	General purpose output. Can be used as a sensor gain control signal. When functioning as a general purpose output, it is open drain and requires an external pullup. Leave unconnected if not used.
E2	GPO2	General purpose output. Can be used as a sensor gain control signal. When functioning as a general purpose output, it is open drain and requires an external pullup. Leave unconnected if not used.
D5	ALS	Ambient Light Sensor input. Connect to ground if not used.
F3	GND	Regulator ground
A2	PGND	LED driver and charge pump ground
F2	LDO4	Programmable V <sub>OUT</sub> of 1.2-3.3 V. Max load = 150 mA.
F4	LDO3	Programmable V <sub>OUT</sub> of 1.2-3.3 V. Max load = 150 mA.
E1	LDO2	Programmable V <sub>OUT</sub> of 1.2-3.3 V. Max load = 150 mA.
F1	LDO1	Programmable V <sub>OUT</sub> of 1.2-3.3 V. Max load = 300 mA.
C3	D8	LED driver
C4	D7/INT	LED driver/ ALS interrupt (mode of operation is selected via register). In ALS interrupt mode, a pullup resistor is required. A '0' means a change has occurred, while a '1' means no ALS adjustment has been made.
D4	D6	LED driver
D3	D5	LED driver
D2	D4	LED driver
D1	D3	LED driver
C1	D2	LED driver
C2	D1	LED driver
B5	V <sub>OUT</sub>	Charge pump output
B4	C2-	Flying capacitor 2 negative terminal
A4	C2+	Flying capacitor 2 positive terminal
A3	C1-	Flying capacitor 1 negative terminal
A5	C1+	Flying capacitor 1 positive terminal



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Copyright © 2011–2013, Texas Instruments Incorporated



# ABSOLUTE MAXIMUM RATINGS(1)(2)(3)

V <sub>IN_A</sub> , V <sub>IN_B</sub> , V <sub>IN_C</sub> pin voltage	-0.3V to 6.0V
Voltage on Logic Pins (SCL, SDA, GPO1, GPO2, HWEN, PWM)	-0.3V to (V <sub>IN_A</sub> +0.3V) with 6.0V max
LED driver (D1 to D8) Pin Voltages	-0.3V to (V <sub>OUT</sub> +0.3V) with 6.0V max
Voltage on All Other Pins	-0.3V to (V <sub>IN_A</sub> +0.3V) with 6.0V max
Continuous Power Dissipation (4)	Internally Limited
Junction Temperature (T <sub>J-MAX</sub> )	150°C
Storage Temperature Range	-40°C to +150°C
ESD Rating <sup>(5)</sup> Human Body Model	2 kV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pins.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub> = 160°C (typ.) and disengages at T<sub>J</sub> = 155°C (typ.).
- (5) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. (MIL-STD-883 3015.7)

## **OPERATING RATINGS**(1)(2)

V <sub>IN_A</sub> , V <sub>IN_B</sub> Input Voltage Range	2.7V to 5.5V
LED Voltage Range	2.0V to 4.0V
V <sub>IN_C</sub> Input Voltage Range (Note: must stay > V <sub>OUTLDO</sub> + 0.3V)	1.8V to V <sub>IN_B</sub>
Junction Temperature (T <sub>J</sub> ) Range	−30°C to +110°C
Ambient Temperature (T <sub>A</sub> ) Range <sup>(3)</sup>	−30°C to +85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is specified. Operating Ratings do not imply specified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pins.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 110°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to ambient thermal resistance of the part/package in the application (θ<sub>JA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> (θ<sub>JA</sub> × P<sub>D-MAX</sub>).

### THERMAL PROPERTIES(1)

Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ), YFQ Package <sup>(2)</sup>	45°C/W

- (1) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (2) Junction-to-ambient thermal resistance is highly dependent on application and board layout. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. For more information, please refer to Texas Instruments' Application Note AN-1112: DSBGA Wafer Level Chip Scale Package (Literature Number SNVA009).



# CHARGE PUMP AND LED DRIVERS ELECTRICAL CHARACTERISTICS (1)(2)

Limits in standard typeface are for  $T_J$  = 25°C, and limits in **boldface** type apply over the operating ambient temperature range (-30°C to +85°C). Unless otherwise specified:  $V_{IN\_A}$  = 3.6V;  $V_{HWEN}$  =  $V_{IN\_A}$ ;  $V_{Dx}$  = 0.4V; GroupA = GroupB = Fullscale Current;  $C_1 = C_2 = C_{IN\_A} = C_{OLIT} = 1.0 \ \mu F.$  (3)

Symbol	Parameter	Con	dition	Min	Тур	Max	Units
	Output Current Regulation GroupA	$2.7V \le V_{IN\_A} \le 5.5V$ 8 LEDs in GroupA		-7.5%	25	+7.5%	mA
I <sub>Dx</sub>	Output Current Regulation GroupB	2.7V ≤ V <sub>IN_A</sub> ≤ 5.5V 4 LEDs in GroupB		-7.5%	25	+7.5%	mA
'DX	Output Current Regulation All LED Drivers Enabled All LED Drivers on BankA $^{(4)}$ $\begin{array}{ll} 3.2 \text{V} \leq \text{V}_{\text{IN\_A}} \leq 5.5 \text{V} \\ \text{V}_{\text{LED}} = 3.6 \text{V} \\ \text{BankA current code} = 1111101 \text{b, exp dimming scale} \\ \text{scale} \end{array}$			22.3 DxA		mA	
I <sub>Dx-</sub>		$2.7V \le V_{\text{IN}} \le 5.5V$ LED Current = Fullscale current  GroupA (8 LEDs)  GroupB (4 LEDs)			0.8	3	
MATCH	LED Current Matching <sup>(5)</sup>				0.4	3	%
$V_{DxTH}$	V <sub>Dx</sub> 1x to 3/2x Gain Transition Threshold	V <sub>Dx</sub> Falling			135		mV
$V_{HR}$	Current sink Headroom Voltage Requirement <sup>(6)</sup>	$I_{Dx} = 95\% \times I_{Dx} \text{ (nom.)}$ $(I_{Dx} \text{ (nom)} \approx 20 \text{ mA)}$			100		mV
R <sub>OUT</sub>	Open-Loop Charge Pump Output	Gain = 3/2			2.4		Ω
NOUT	Resistance <sup>(7)</sup>	Gain = 1			0.5		12
	Ouiseasant Supply Coursest	Gain = 1.5x, No Load. Current through VIN_A pin. Sensor Bias OFF			2.9	4.4	^
lQ	Quiescent Supply Current	Gain = 1x, No Load. Current through VIN_A pin. Sensor Bias OFF			1.1	2.4	mA
I <sub>SB</sub>	Standby Supply Current	HWEN = 1.8V. All registate. Current through		1.2		μA	
I <sub>SD</sub>	Shutdown Supply Current	HWEN = 0V. Current through VIN_A pin.			0.2	1.0	μA
$f_{\text{SW}}$	Switching Frequency			1.1	1.3	1.6	MHz
t <sub>START</sub>	Startup Time	See <sup>(8)</sup>			250		μs
$V_{ALS}$	ALS Reference Voltage		·	-6%	1.0	+6%	V
P	Internal ALS Resistor	R <sub>ALS</sub> register setting = 00010b		-6%	10.1	+6%	kΩ
R <sub>ALS</sub>	ווופווומו אבט ועפטוטוטו	R <sub>ALS</sub> register setting =	00100b	-6%	5.0	+6%	V77

- (1) All voltages are with respect to the potential at the GND pins.
- (2) Min and Max limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most likely norm.
- (3)  $C_{IN\_X}$ ,  $C_{OUT}$ ,  $C_{LDOX}$ ,  $C_{SEN}$ ,  $C_1$ , and  $C_2$ : Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
- (4) The total output current can be split between the two groups (IDx = 25 mA Max). Under maximum output current conditions, special attention must be given to input voltage and LED forward voltage to ensure proper current regulation. The maximum total output current for the LM3537 should be limited to 180 mA.
- (5) For the two groups of current sinks on a part (group A and group B), the following are determined: the maximum sink current in the group (MAX), the minimum sink current in the group (MIN), and the average sink current of the group (AVG). For each group, two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN)/AVG. The largest number of the two (worst case) is considered the matching figure for the group. The matching figure for a given part is considered to be the highest matching figure of the two groups. The typical specification provided is the most likely norm of the matching figure for all parts.
- (6) For each Dxpin, headroom voltage is the voltage across the internal current sink connected to that pin. For group A and B current sinks, V<sub>HRx</sub> = V<sub>OUT</sub> -V<sub>LED</sub>. If headroom voltage requirement is not met, LED current regulation will be compromised.
- Specified by design.
- (8) Turn-on time is measured from the moment the charge pump is activated until the V<sub>OUT</sub> crosses 90% of its target value.



# LOGIC INTERFACE CHARACTERISTICS(1)(2)

Symbol	Parameter	Con	dition	Min	Тур	Max	Units
I <sup>2</sup> C-Com	patible Interface Timing Specifications	(SCL, SDA) <sup>(3)</sup>		*			
t <sub>1</sub>	SCL (Clock Period)	See <sup>(4)</sup>		2.5			μs
t <sub>2</sub>	Data In Setup Time to SCL High			100			ns
t <sub>3</sub>	Data Out stable After SCL Low			0			ns
t <sub>4</sub>	SDA Low Setup Time to SCL Low (Start)			100			ns
t <sub>5</sub>	SDA High Hold Time After SCL High (Stop)			100			ns
I <sup>2</sup> C-Com	patible Interface Voltage Specification	s (SCL, SDA)		*			
V <sub>IL</sub>	Input Logic Low "0"	$2.7V \le V_{IN\_A} \le 5.5V$		0		0.45	V
V <sub>IH</sub>	Input Logic High "1"	2.7V ≤ V <sub>IN A</sub> ≤ 5.5V		1.25		$V_{IN\_A}$	V
V <sub>OL</sub>	Output Logic Low "0"	I <sub>LOAD</sub> = 3mA				400	mV
Logic in	puts HWEN and PWM	•		•			*
\/	LIMENI Voltogo Throcholdo	27/////////////////////////////////////	Reset	0		0.45	V
$V_{HWEN}$	HWEN Voltage Thresholds	$2.7V \le V_{IN\_A} \le 5.5V$	Normal Operation	1.2		$V_{IN\_A}$	V
\/	PWM Voltage Thresholds	271/21/ 2551/	LEDs Off	0		0.45	V
$V_{PWM}$	FWW Voltage Thresholds	$2.7V \le V_{IN\_A} \le 5.5V$	LEDs On	1.2		$V_{IN\_A}$	V
ALS inte	errupt						
$V_{OL-INT}$	Interrupt Output Logic Low '0'	$I_{LOAD} = 3mA$				400	mV
Logic ou	utputs GPO1, GPO2 <sup>(5)</sup>						
V <sub>OL</sub>	Output Low Level	I <sub>OUT</sub> = 3 mA			0.3	0.5	V
V <sub>OH</sub>	Output High Level	I <sub>OUT</sub> = −2 mA		V <sub>OUT_S</sub> -0.5	V <sub>OUT_S</sub> -0.3		V

(1) All voltages are with respect to the potential at the GND pins.

(4) SCL is tested with a 50% duty-cycle clock.

<sup>(2)</sup> Min and Max limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most likely norm.

<sup>(3)</sup> SCL and SDA should be glitch-free in order for proper device control to be realized. See Figure 2 for timing specification details.

V<sub>OUT\_S</sub> = SBIAS pin output voltage. The voltage level of the GPOs depends on the sbias\_en-bit: '1'; GPOs will behave as push-pull outputs and will reference the high-side to the voltage of SBIAS. '0'; GPOs will act as open-drain outputs (default). In the open-drain configuration, they can be high-side referenced to any voltage equal to, or less than, the VIN\_A of the LM3537. Output High Level (V<sub>OH</sub>) specification is valid only for push-pull -type outputs.



# **VOLTAGE REGULATORS ELECTRICAL CHARACTERISTICS**(1)(2)

Unless otherwise noted,  $V_{IN\_A} = V_{IN\_B} = V_{IN\_C} = 3.6V$ ,  $C_{IN\_A} = 1~\mu\text{F}$ ,  $C_{IN\_B} = 100~\text{nF}$ ,  $C_{IN\_C} = 2.2~\mu\text{F}$ ,  $C_{LDOX} = 1~\mu\text{F}$ , HWEN = high. Limits in standard typeface are for  $T_J = 25^{\circ}\text{C}$ , and limits in **boldface** type apply over the operating ambient temperature range (-30°C to +85°C).

Symbol	Parameter	Cone	dition	Min	Тур	Max	Units
LDO1							
	0		0.001/	-2		+2	0,4
$V_{OUT}$	Output Voltage Accuracy	$I_{OUTLDO} = 1 \text{ mA}, V_{OUTLDO} = 2.80V$		-3		+3	- %
	Default Output Voltage				2.80		V
	Output Current	$1.8V \le V_{IN\_C} \le 5.5V$				300	mA
I <sub>OUT</sub>	Output Current Limit (short circuit)	V <sub>OUTLDO</sub> = 0V			600		mA
$V_{DO}$	Dropout Voltage	I <sub>OUTLDO</sub> = 300 mA			220	300	mV
ΔV <sub>OUT</sub>	Line Regulation	$V_{OUTLDO} + 0.5V \le V_{IN\_C}$ $I_{OUTLDO} = 1 \text{ mA}$	<sub>C</sub> ≤ 4.5V		2		mV
001	Load Regulation	1 mA ≤ I <sub>OUTLDO</sub> ≤ 300 mA			20		
PSRR	Power Supply Ripple Rejection Ratio	$f = 100\text{Hz},$ $C_{\text{LDO1}} = 1 \ \mu\text{F},$ $I_{\text{OUTLDO}} = 20 \ \text{mA}$ Output Voltage = 1.20V			65		dB
LDO2, LD	03, LD04						
Outsid Valle and Assume		1 1	2.001/	-2		+2	0/
	Output Voltage Accuracy	$I_{OUTLDO} = 1 \text{ mA}, V_{OUTL}$	DO = 2.60V	-3		+3	%
V <sub>OUT</sub>		LDO2			1.80		V
	Default Output Voltage	LDO3			1.80		
		LDO4			2.80		V
	Output Current	$1.8V \le V_{IN\_C} \le 5.5V$				150	mA
I <sub>OUT</sub>	Output Current Limit (short circuit)	V <sub>OUTLDO</sub> = 0V			400		mA
$V_{DO}$	Dropout Voltage	I <sub>OUTLDO</sub> = 150 mA			100	200	mV
ΔV <sub>OUT</sub>	Line Regulation	$V_{OUTLDO} + 0.5V \le V_{IN\_C}$ $I_{OUTLDO} = 1mA$	<sub>C</sub> ≤ 4.5V		2		mV
001	Load Regulation	1mA ≤ I <sub>OUTLDO</sub> ≤ 150 n	nA		10		
PSRR	Power Supply Ripple Rejection Ratio	$f = 100 \text{ Hz},$ $C_{LDOX} = 1 \mu F,$ $I_{OUTLDO} = 20 \text{ mA}$ $Output \text{ Voltage} = 1.20 \text{ V}$			65		dB
LDO Com	bined Common Electrical Characterist	ics					
			All LDOs Disabled		0.2	1	μΑ
	Crown d Din Courses (CND and DONE)		One LDO Enabled		70	130	
$I_{GND}$	Ground Pin Current (GND and PGND-pin)	Note: I <sub>OUTLDOX</sub> = 0mA	Two LDOs Enabled		100		
	,		Three LDOs Enabled		130		μΑ
		Four LDOs Enabled			160		
		$C_{LDOX} = 1 \mu F, \ I_{OUTLDO} = 150 \ mA$ $V_{OUT} = 2.8 V. \ Enable \ of \ First \ LDO$ from Shut-down (4) $C_{LDOX} = 1 \ \mu F, \ I_{OUTLDO} = 150 \ mA$ $V_{OUT} = 2.8 V. \ Enable \ of \ Each \ Subsequent$ $LDO \ after \ First \ Enabled$			130		
t <sub>STARTUP</sub>	Turn-on Time from Shut-down (4)				70		μs
T <sub>Transient</sub>	Startup Transient Overshoot	$C_{LDOX} = 1 \mu F, I_{OUTLDO}$	= 150 mA			30	mV

All voltages are with respect to the potential at the GND pins.

<sup>(2)</sup> Min and Max limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most

 $C_{\text{IN\_C}}$ ,  $C_{\text{LDOX}}$ : Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics. Time needed for  $V_{\text{OUTLDO}}$  to reach 95% of final value.



### SENSOR INTERFACE ELECTRICAL CHARACTERISTICS

Unless otherwise noted,  $V_{IN\_A} = 3.6V$ ,  $C_{IN\_A} = 1~\mu\text{F}$ ,  $C_{IN\_B} = 100~n\text{F}$ ,  $C_{IN\_C} = 2.2~\mu\text{F}$ ,  $C_{SEN} = 1~\mu\text{F}$ , HWEN = high. Limits in standard typeface are for  $T_J = 25^{\circ}\text{C}$ , and limits in **boldface** type apply over the operating ambient temperature range (-30°C to +85°C).

Symbol	Parameter	Parameter Condition				Units
SBIAS						
I <sub>OUT_S</sub>	SBIAS Output Current	$2.7V \le V_{IN\_A} \le 5.5V. V_{OUT\_S} < (V_{IN\_A} + 0.3V)$			20	mA
.,	CDIAC Output Voltage	$2.7V \le V_{\text{IN\_A}} \le 5.5V$ . $I_{\text{OUT\_S}} = 1.0$ mA. $2.4V$ option selected via register.	-5% 2.4 +5%		+5%	V
V <sub>OUT_S</sub>	SBIAS Output Voltage	$3.3V \le V_{IN\_A} \le 5.5V$ . $I_{OUT\_S} = 1.0$ mA. $3.0V$ option selected via register.	-5%	3.0	+5%	V
I <sub>QIF</sub>	Sensor Interface Quiescent Supply Current <sup>(1)(2)</sup>	No Load		35		μΑ

- 1) In addition to Quiescent Supply Current (I<sub>O</sub>) drawn by the charge pump. (See Charge Pump and LED Drivers Electrical Characteristics.)
- (2) Specified by design.





Figure 2. Timing Parameters




#### TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified:  $V_{IN\_A,B,C} = 3.6V$ ,  $C_{IN\_A} = C_{OUT} = 1.0~\mu\text{F}$ ,  $C_{IN\_B} = 0.1~\mu\text{F}$ ,  $C_{IN\_C} = 4.7~\mu\text{F}$ ,  $C_1 = C_2 = 1.0~\mu\text{F}$ ,  $C_{LDOx} = 1.0~\mu\text{F}$ ,  $C_1 = C_2 = 1.0~\mu\text{F}$ ,  $C_2 = 1.0~\mu\text{F}$ ,  $C_3 = 1.0~\mu\text{F}$ ,  $C_4 = 1.0~\mu\text{F}$ ,  $C_5 = 1.0~\mu\text{F}$ ,  $C_{AB} = 1.0~\mu\text{F}$ , C


Regulator 1 (300 mA) Output Voltage




Power Supply Rejection Ratio,  $V_{OUT}$  = 1.20V,  $I_{LOAD}$  = 20 mA  $V_{IN\_C}$  is shorted to  $V_{IN\_A}$ ,  $V_{IN\_B}$ 




Load Transient.  $V_{OUT}$  setting = 1.80V  $I_{LOAD}$  1mA to 150mA to 1mA;  $t_{RISE}$ =  $t_{FALL}$ = 5 $\mu$ s




Regulator 2,3,4 (150 mA) Output Voltage



Power Supply Rejection Ratio,  $V_{OUT}$  = 1.20V,  $I_{LOAD}$  = 20 mA Signal Applied on  $V_{IN\_C}$ ,  $V_{IN\_A}$  and  $V_{IN\_B}$  Clear.



Line Transient Response V<sub>OUT</sub> setting = 1.80V,, I<sub>LOAD</sub> 1mA




TIME 100 μs/DIV




# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified:  $V_{IN\_A,B,C} = 3.6V$ ,  $C_{IN\_A} = C_{OUT} = 1.0~\mu F$ ,  $C_{IN\_B} = 0.1~\mu F$ ,  $C_{IN\_C} = 4.7~\mu F$ ,  $C_1 = C_2 = 1.0~\mu F$ ,  $C_{LDOx} = 1.0~\mu F$ ,  $C_1 = C_2 = 1.0~\mu F$ ,  $C_2 = 1.0~\mu F$ ,  $C_3 = 0.1~\mu F$ ,  $C_4 = 0.1~\mu F$ ,  $C_5 = 0.1~\mu F$ ,  $C_6 = 0.1~\mu F$ ,  $C_{C_1 = 0.1~\mu F} = 0.1~\mu F$ 

Regulator Enable Response; Enable of First Regulator (1mA load, 1.80V) via Reg. Write



TIME 40 µs/DIV
Regulator 2,3,4 Short Circuit Current
Vout setting = 1.80V



Shutdown Supply Current

HWEN = 0V. Current through VIN\_A pin

2.0

1.5


T<sub>A</sub> = +25°C

0.0


2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0

V<sub>IN</sub> (V)


Regulator Enable Response; Enable of First Regulator (150mA load, 2.80V) via Reg. Write



TIME 40 µs/DIV
Regulator 1 Short Circuit Current
V<sub>OUT</sub> setting = 2.80V




Standby Supply Current HWEN = 1.8V. Current through VIN\_A pin







## TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Unless otherwise specified:  $V_{IN\_A,B,C} = 3.6V$ ,  $C_{IN\_A} = C_{OUT} = 1.0~\mu F$ ,  $C_{IN\_B} = 0.1~\mu F$ ,  $C_{IN\_C} = 4.7~\mu F$ ,  $C_1 = C_2 = 1.0~\mu F$ ,  $C_{LDOx} = 1.0~\mu F$ ,  $C_1 = C_2 = 1.0~\mu F$ ,  $C_2 = 1.0~\mu F$ ,  $C_3 = 0.1~\mu F$ ,  $C_4 = 0.1~\mu F$ ,  $C_5 = 0.1~\mu F$ ,  $C_6 = 0.1~\mu F$ ,  $C_{AB} = 0.1~\mu F$ ,  $C_{A$ 





MATCHING (%)






(1) For the two groups of current sinks on a part (group A and group B), the following are determined: the maximum sink current in the group (MAX), the minimum sink current in the group (MIN), and the average sink current of the group (AVG). For each group, two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN)/AVG. The largest number of the two (worst case) is considered the matching figure for the group. The matching figure for a given part is considered to be the highest matching figure of the two groups. The typical specification provided is the most likely norm of the matching figure for all parts.

Copyright © 2011–2013, Texas Instruments Incorporated



#### **BLOCK DIAGRAM**





## **Circuit Description**

#### **OVERVIEW**

The LM3537 is a white LED driver system based upon an adaptive 3/2x - 1x CMOS charge pump capable of supplying up to 180 mA of total output current. With two separately controlled groups of constant current sinks, the LM3537 is an ideal solution for platforms requiring a single white LED driver for main display and sub display (or keypad). The tightly matched current sinks ensure uniform brightness from the LEDs across the entire small-format display.

Each LED is configured in a common anode configuration, with the peak drive current set to 25 mA. An I<sup>2</sup>C-compatible interface is used to enable the device and vary the brightness within the individual current sink groups. For group A, 128 brightness control levels are available (user defined linear or exponential dimming curve). Group B has 8 linearly-spaced analog brightness levels.

The LM3537 provides an input for an Ambient Light Sensor to adaptively adjust the diode current based on ambient conditions, and a PWM pin to allow the diode current to be pulse width modulated to work with a display driver utilizing dynamic or content adjusted backlight control (DBC or CABC). Additionally, the device provides 20 mA power supply output for the sensor. The GPOs can also be configured to serve as a gain control interface for sensors with HW-controlled gain.

The LM3537 also integrates three 150-mA LDO and one 300-mA LDO voltage regulators, which can be turned on/off using separate enable bits on each LDO. Each LDO operates with a power rail input voltage range between 1.8 V and 5.5V allowing them to be supplied from the battery or a step-down converter. Furthermore, the regulated output voltages can be adjusted through the serial bus.

#### **CIRCUIT COMPONENTS**

### **Charge Pump**

The input to the 3/2x - 1x charge pump is connected to the  $V_{IN\_A}$  pin, and the regulated output of the charge pump is connected to the  $V_{OUT}$  pin. The operating input voltage range of the LM3537 is 2.7V to 5.5V. The device's regulated charge pump has both open-loop and closed-loop modes of operation. When the device is in open loop, the voltage at  $V_{OUT}$  is equal to the gain times the voltage at the input. When the device is in closed loop, the voltage at  $V_{OUT}$  is regulated to 4.2V (typ.). The charge pump gain transitions are actively selected to maintain regulation based on LED forward voltage and load requirements.

#### **Diode Current Sinks**

The matched current outputs are generated with a precision current mirror that is biased off the charge pump output. Matched currents are ensured with the use of tightly matched internal devices and internal mismatch cancellation circuitry. There are eight regulated current sinks configurable into 2 different lighting regions.

#### Ambient Light Sensing (ALS) and Interrupt

The LM3537 provides an Ambient Light Sensing input for use with ambient backlight control. Connecting the anode of a photo diode to this pin and configuring the appropriate ALS resistor, the LM3537 can be configured to adjust the LED current to five unique settings corresponding to four adjustable light region trip points. Additionally, when the LM3537 determines that an ambient condition has changed, the interrupt pin, when connected to a pullup resistor will toggle to a '0' alerting the controller. Available resistor values are shown in Table 1 below.

Product Folder Links: LM3537



**Table 1. ALS Resistor Values** 

r_als[4]	r_als[3]	r_als[2]	r_als[1]	r_als[0]	R <sub>ALS</sub> (typ) Value	Unit
1	1	1	1	1	0.651	kΩ
1	1	1	1	0	0.672	kΩ
1	1	1	0	1	0.695	kΩ
1	1	1	0	0	0.720	kΩ
1	1	0	1	1	0.747	kΩ
1	1	0	1	0	0.776	kΩ
1	1	0	0	1	0.806	kΩ
1	1	0	0	0	0.840	kΩ
1	0	1	1	1	0.876	kΩ
1	0	1	1	0	0.916	kΩ
1	0	1	0	1	0.960	kΩ
1	0	1	0	0	1.01	kΩ
1	0	0	1	1	1.06	kΩ
1	0	0	1	0	1.12	kΩ
1	0	0	0	1	1.19	kΩ
1	0	0	0	0	1.26	kΩ
0	1	1	1	1	1.34	kΩ
0	1	1	1	0	1.44	kΩ
0	1	1	0	1	1.55	kΩ
0	1	1	0	0	1.68	kΩ
0	1	0	1	1	1.83	kΩ
0	1	0	1	0	2.02	kΩ
0	1	0	0	1	2.24	kΩ
0	1	0	0	0	2.52	kΩ
0	0	1	1	1	2.88	kΩ
0	0	1	1	0	3.36	kΩ
0	0	1	0	1	4.03	kΩ
0	0	1	0	0	5.00	kΩ
0	0	0	1	1	6.72	kΩ
0	0	0	1	0	10.1	kΩ
0	0	0	0	1	20.2	kΩ
0	0	0	0	0	HighZ	

### **Automatic Gain Change**

GPO pins of the LM3537 can be configured to serve as a gain control interface for sensors with HW controlled gain, like ROHM BH1600-series. Please see Table 2. LM3537 changes sensor gain automatically based on ambient light intensity changes.

Table 2. Sensor Gain Control

REGISTER SETTING	OUTPUT PIN STATUS				
REGISTER SETTING	GPO1	GPO2			
autogain_en = "0"	Can be set to "1" or "0" with REG 52H, bit gpo1	Can be set to "1" or "0" with REG 52H, bit gpo2			
autogain_en = "1" (enables autogain functionality) LOW GAIN	0	1			
autogain_en = "1" (enables autogain functionality) HIGH GAIN	1	0			

Submit Documentation Feedback Product Folder Links: LM3537



The ambient light sensing circuit has 4 configurable Ambient Light Boundaries (ZB0 – ZB3) programmed through the four 8-bit Zone Boundary Registers. These zone boundaries **define 5 ambient brightness zones**.

The ambient light sensor input has a 0 to 1V operational input voltage range. The Typical Application Circuit shows the LM3537 with an ambient light sensor (ROHM, BH1621FVC). If the internal ALS Resistor Select Register is set to 0x14 (1.44 k $\Omega$ ), this circuit will convert 0 to 1000 LUX light into approximately a 0 to 850 mV linear output voltage (high-gain mode). The voltage at the active ambient light sensor input is compared against the 8-bit values programmed into the Zone Boundary Registers (ALS ZONE BOUNDARY#0 - ALS ZONE BOUNDARY#3). When the ambient light sensor output crosses one of the programmed thresholds the internal ALS circuitry will smoothly transition the LED current to the new 7-bit brightness level as programmed into the appropriate Zone Target Register (ALS BRIGHTNESS ZONE#0 to ALS BRIGHTNESS ZONE#4).

Ambient light sensor samples are averaged and then further processed by the discriminator block to provide rejection of noise and transient signals. The averager is configurable with 8 different averaging times to provide varying amounts of noise and transient rejection. The discriminator block algorithm has a maximum latency of two averaging cycles; therefore, the averaging time selection determines the amount of delay that will exist between a steady state change in the ambient light conditions and the associated change of the backlight illumination. For example, the A/D converter samples the ALS inputs at 16 kHz. If the averaging time is set to 800 ms, the averager will send the updated zone information to the discriminator every 800 ms. This zone information contains the average of approximately 12800 samples (800 ms × 16 kHz). Due to the latency of 2 averaging cycles, when there is a steady state change in the ambient light, the LED current will begin to transition to the appropriate target value after approximately 1600 ms have elapsed.

ALS Zone to LED Brightness Mapping principle without AutoGain is shown in Figure 3 below. Here, the exponential dimming scheme is used.





Figure 3. ALS Zone to LED Brightness Mapping

ALS Zone transitions with AutoGain is shown in Figure 4. When the light intensity increases, the LM3537 configures the sensor for low-gain mode. Transition from Zone2 to Zone3 triggers the shift to lower gain mode. When the light intensity decreases, the LM3537 configures the sensor to high-gain mode. The trip point to this transition is set by the ALS LOW\_to\_HIGH\_TP register, and it should be set lower than the Zone2 to Zone3 transition, in order to have hysteresis. Zone3 to Zone2 transition trip point must be set separately for lower gain mode, by the ALS ZONE BOUNDARY Z3\_to\_Z2 register. This register value should be set higher than the ALS LOW\_to\_HIGH\_TP. In low-gain mode the sensor will have a lower output current which helps save battery power. High-gain mode will allow better resolution, but will result higher output current. Thus, there is a trade-off between increased resolution and increased power consumption. High-gain mode is the default mode of operation after enabling the autogain.

Product Folder Links: LM3537





The higher X-axis is for increasing light intensity, while the lower axis is for decreasing light intensity

There are some limits in Zone transitions when the autogain is enabled, for example a direct transition from the lowest Zone0 to the highest Zone4 (and vice versa) is not possible, because the device must go through the gain change process first.

Figure 4. ALS Zone Transitions with AutoGain


#### **Countdown Timer**

The ALS engine includes a pre-defined countdown timer function. This function is targeted to applications where it's favorable to only increase through the zones; i.e., the LM3537 will stick to the highest zone reached, but won't allow transitions to lower Zones until the countdown has completed. At the end of every countdown, the timer sets the countdown timer flag (reg 40H), and after that, any Zone transition to a lower Zone re-loads the timer and starts the next timer period. See Table 3 and Figure 5 for details.

**Table 3. Countdown Timer** 

Pre-defined Countdown Timer Function							
TIMER[1]	TIMER[1] TIMER[0] Timer Function						
0 Countdown timer is disabled							
0	0 1 10s countdown timer is enabled (stick to the highest zone for 10s)						
1	0	Always stick to the highest zone the ALS reached.					
1 1 Always stick to the highest zone the ALS reached.							





Solid line shows the ALS operation when the timer is disabled. Dashed line shows the operation when the 10s timer is enabled. Dotted line shows the operation when the device sticks to the highest zone.

Figure 5. Countdown Timer Principle

#### **PWM Input**

A PWM (Pulse Width Modulation) pin is provided on the LM3537 to allow a display driver utilizing dynamic backlight control (DBC), to adjust the LED brightness based on the content. The PWM input can be turned on or off (Acknowledge or Ignore) and the polarity can be flipped (active high or active low) through the  $I^2$ C interface. The current sinks of the LM3537 require approximately 15  $\mu$ s to reach steady-state target current. This turn-on time sets the minimum usable PWM pulse width for DBC. The external PWM input is effective for group A LEDs only.

### LED Forward Voltage Monitoring

The LM3537 has the ability to switch gains (1x or 3/2x) based on the forward voltage of the LED load. This ability to switch gains maximizes efficiency for a given load. Forward voltage monitoring occurs on all diode pins. At higher input voltages, the LM3537 will operate in pass mode, allowing the  $V_{OUT}$  voltage to track the input voltage. As the input voltage drops, the voltage on the Dx pins will also drop ( $V_{DX} = V_{VOUT} - V_{LEDx}$ ). Once any of the active Dx pins reaches a voltage approximately equal to 150 mV, the charge pump will switch to the gain of 3/2. This switch-over ensures that the current through the LEDs never becomes pinched off due to a lack of headroom across the current sinks. Once a gain transition occurs, the LM3537 will remain in the gain of 3/2 until an I<sup>2</sup>C write to the part occurs. At that time, the LM3537 will re-evaluate the LED conditions and select the appropriate gain.

Only active Dx pins will be monitored.

#### Configurable Gain Transition Delay

To optimize efficiency, the LM3537 has a user-selectable gain transition delay that allows the part to ignore short duration input voltage drops. By default, the LM3537 will not change gains if the input voltage dip is shorter than 3 to 6 milliseconds. There are four selectable gain transition delay ranges available on the LM3537.

#### Hardware Enable (HWEN)

The LM3537 has a hardware enable/reset pin (HWEN) that allows the device to be disabled by an external controller without requiring an I<sup>2</sup>C write command. Under normal operation, the HWEN pin should be held high (logic '1') to prevent an unwanted reset. When the HWEN is driven low (logic '0'), all internal control registers reset to the default states, and the part becomes disabled. Please see the *Electrical Characteristics* section of the datasheet for required voltage thresholds.



### Low Dropout Voltage Regulators


The four low dropout voltage regulators are designed to operate with small-size ceramic input and output capacitors. They can operate with power rail voltages down to 1.8V. The LDOs 2, 3 and 4 offer a typical dropout voltage of 100 mV at 150 mA output current. The single, higher-current LDO 1 offers a typical dropout voltage of 220 mV at 300mA output current. The LDOs are enabled by the EN\_LDO1, EN\_LDO2, EN\_LDO3 and EN\_LDO4 bits (see Table 5 for details). summarizes the supported output voltages. At startup, the LDOs are off but are preset to 1.8V (for LDO2 and LDO3) and 2.8V (for LDO1 and LDO4).

**Table 4. Regulator Voltage Options** 

LDOX_VOUT[4]	LDOX_VOUT[3]	LDOX_VOUT[2]	LDOX_VOUT[1]	LDOX_VOUT[0]	Output Voltage (typ.)
1	1	1	1	1	3.30V
1	1	1	1	0	3.20V
1	1	1	0	1	3.10V
1	1	1	0	0	3.00V
1	1	0	1	1	2.95V
1	1	0	1	0	2.90V
1	1	0	0	1	2.85V
1	1	0	0	0	2.80V
1	0	1	1	1	2.75V
1	0	1	1	0	2.70V
1	0	1	0	1	2.65V
1	0	1	0	0	2.60V
1	0	0	1	1	2.55V
1	0	0	1	0	2.50V
1	0	0	0	1	2.40V
1	0	0	0	0	2.20V
0	1	1	1	1	2.00V
0	1	1	1	0	1.90V
0	1	1	0	1	1.85V
0	1	1	0	0	1.80V
0	1	0	1	1	1.75V
0	1	0	1	0	1.70V
0	1	0	0	1	1.65V
0	1	0	0	0	1.60V
0	0	1	1	1	1.55V
0	0	1	1	0	1.50V
0	0	1	0	1	1.45V
0	0	1	0	0	1.40V
0	0	0	1	1	1.35V
0	0	0	1	0	1.30V
0	0	0	0	1	1.25V
0	0	0	0	0	1.20V



The power input voltage applied between  $V_{IN\_C}$  and GND should be at least 0.3V above the output voltage of the regulators. The bias input voltage applied between  $V_{IN\_B}$  and GND should be equal to  $V_{IN\_A}$ , and at least 0.3V above the output voltage of the regulators.



 $V_{\text{IN\_B}}$  supplies internal circuitry.  $V_{\text{IN\_C}}$ , the power input voltage, is regulated to the fixed output voltage.

Figure 6. LDO Block Diagram

## I<sup>2</sup>C-Compatible Interface

#### STOP AND START CONDITIONS

The LM3537 is controlled via an  $I^2C$ -compatible interface. START and STOP) conditions classify the beginning and the end of the  $I^2C$  session. A START condition is defined as SDA transitioning from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transitioning from LOW to HIGH while SCL is HIGH. The  $I^2C$  master always generates START and STOP conditions. The  $I^2C$  bus is considered busy after a START condition and free after a STOP condition. During data transmission, the  $I^2C$  master can generate repeated START conditions. A START and a repeated START conditions are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW.




Figure 7. Start and Stop Sequences

## I<sup>2</sup>C-COMPATIBLE CHIP ADDRESS

The chip address for the LM3537 is 0111000 (38h). After the START condition, the  $I^2C$  master sends the 7-bit chip address followed by a read or write bit (R/W). R/W= 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the chip address selects the register address to which the data will be written. The third byte contains the data for the selected register.

Product Folder Links: LM3537






Figure 8. Chip Address

#### TRANSFERRING DATA

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the master. The master releases SDA (HIGH) during the 9th clock pulse. The LM3537 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received. Figure 9 is an example of a write sequence to the DIODE ENABLE register of the LM3537.




Figure 9. Write Sequence to the LM3537



## **Internal Registers of LM3537**

The LM3537 is controlled by a set of registers through the two-wire serial interface port. Table 5 below lists device registers and their addresses together with a short description.

**Table 5. Control Register Map** 

Hex Addr.	Register Name	Bit(s)	Read/W rite	Default Value After Reset	Bit Mnemonic and Description
00	MASTER ENABLE	[2]	R/W	xxxxx0xx	group_A_en Master enable for all the LEDs, which are assigned to group A. '1' = LEDs ON '0' = LEDs OFF.
		[1]	R/W	xxxxx0x	group_B_en Master enable for all the LEDs, which are assigned to group B. '1' = LEDs ON '0' = LEDs OFF.
		[0]	W	softw_rst Writing = '1' to this register bit resets all the registers to factory defaults. After writing, this bit is forced back to '0' automatically.	
10	DIODE ENABLE	[7]	R/W	0xxxxxx	enD8 ON/OFF Control for D8 output
		[6]	R/W	x0xxxxxx	enD7 ON/OFF Control for D7 output
		[5]	R/W	xx0xxxxx	enD6 ON/OFF Control for D6 output
		[4]	R/W	xxx0xxxx	enD5 ON/OFF Control for D5 output
		[3]	R/W	xxxx0xxx	enD4 ON/OFF Control for D4 output
		[2]	R/W	xxxxx0xx	enD3 ON/OFF Control for D3 output
		[1]	R/W	xxxxxx0x	enD2 ON/OFF Control for D2 output
		[0]	R/W	xxxxxx0	enD1 ON/OFF Control for D1 output
20	CONFIGURATION	[7]	R/W	Oxxxxxx	D7_int Enables the Interrupt Pin. 1 = interrupt output enabled. 0 = interrupt output disabled, LED driver operation. Reading the 0x40 register clears the interrupt.
		[6]	R/W	x0xxxxxx	lin Selects between linear and exponential dimming curve. Effective for Group A only. 1 = linear dimming curve. 0 = exponential dimming curve.
		[5]	R/W	xx1xxxxx	D8_A Assign D8 diode to Group A Writing a '1' assigns D8 to BankA (default) and a '0' assigns D8 to Group B.
		[4]	R/W	xxx1xxxx	D7_A Assign D7 diode to Group A Writing a '1' assigns D7 to BankA (default) and a '0' assigns D7 to Group B.
		[3]	R/W	xxxx1xxx	D6_A Assign D6 diode to Group A Writing a '1' assigns D6 to BankA (default) and a '0' assigns D6 to Group B.
		[2]	R/W	xxxxx1xx	D5_A Assign D5 diode toGroup A . Writing a '1' assigns D5 to BankA (default) and a '0' assigns D5 to Group B.
		[1]	R/W	xxxxx0x	pwm_p PWM input polarity. Writing a '0' = active high (default) and a '1' = active low.
		[0]	R/W	xxxxxx0	pwm_en PWM input enable. Writing a '1' = Enable, and a '0' = Ignore (default).

Copyright © 2011–2013, Texas Instruments Incorporated



# Table 5. Control Register Map (continued)

Hex Addr.	Register Name	Bit(s)	Read/W rite	Default Value After Reset	Bit Mnemonic and Description
30	OPTIONS	[7:6]	R/W	00xxxxx	gt Charge pump gain transition filter. The value stored in this register determines the filter time used to make a gain transition in the event of an input line $V_{\text{IN\_A}}$ step. Filter Times (typ.) = '00' = 3-6ms, '01' = 0.8-1.5ms, '10' = 20 $\mu$ s, '11' = 1 $\mu$ s,
		[5:3]	R/W	xx000xxx	rd Diode current ramp down step time: '000' = 6µs, '001' = 0.77ms, '010' = 1.5ms, '011' = 3ms, '100' = 6ms, '101' = 12ms, '110' = 25ms, '111' = 50ms
		[2:0]	R/W	xxxxx000	ru Diode current ramp up step time: '000' = 6µs, '001' = 0.77ms, '010' = 1.5ms, '011' = 3ms, '100' = 6ms, '101' = 12ms, '110' = 25ms, '111' = 50ms
40	ALS ZONE READBACK	[7:6]	R	00xxxxxx	rev Stores the silicon revision value. LM3537 = '00'
		[5]	R	xx0xxxx	als_gain Gain_status indicator: '1' = high gain, '0' = low gain.
		[4]	R	xxx0xxxx	timerflag At the end of every countdown, the timer sets the timerflag ='1'. The flag bit is cleared once the 0x40 register has been read.
		[3]	R	xxxx0xxx	zoneflag ALS transition flag. '1' = Transition has occurred. '0' = No transition. The flag bit is cleared once the 0x40 register has been read.
		[2:0]	R	xxxxx000	zone ALS Zone information: '000' = Zone0, '001' = Zone1, '010' = Zone2, '011' = Zone3, '100' = Zone4. Other combinations not used.
50	ALS CONTROL	[7:5]	R/W	000xxxxx	ave Sets averaging time for the ALS sampling. Need two to three averaging periods to make transition decision. '000' = 25ms, '001' = 50ms, '010' = 100ms, '011' = 200ms, '100' = 400ms, '101' = 800ms, '110' = 1.6s, '111' = 3.2s.
		[4:3]	R/W	xxx00xxx	timer Pre-defined countdown timer function. '00' = countdown timer is disabled '01' = 10s countdown timer is enabled (stick to the highest zone for 10s) '10' = Always stick to the highest zone the ALS reached '11' = Always stick to the highest zone the ALS reached. At the end of every countdown, the timer sets the countdown timerflag (reg 40H), and after that, a Zone transition to a lower Zone re-loads the timer and starts the next timer period.
		[2]	R/W	xxxxx0xx	als_en Enables ALS monitoring. Writing a '1' enables the ALS monitoring circuitry and a '0' disables it. This feature can be enabled without having the current sinks or charge pump active. The ALS value is updated in register 0x40 ALS ZONE READBACK.
		[1]	R/W	xxxxxx0x	als_en_a Enable ALS on Group A. Writing a '1' enables ALS control of diode current and a '0' (default) forces the Group A current to the value stored in the Group A brightness register. The als_en bit must be set to a '1' for the ALS block to control the Group A brightness.
		[0]	R/W	xxxxxxx0	als_en_b Enable ALS on Group B. Writing a '1' enables ALS control of diode current and a '0' (default) forces the Group B current to the value stored in the Group B brightness register. The als_en bit must be set to a '1' for the ALS block to control the Group B brightness. The ALS function for Group B is different than Group A in that the ALS will only enable and disable the Group B diodes depending on the ALS zone chosen by the user. Group A utilizes the 5 different zone brightness registers (Addresses 0x70 to 0x74).
51	ALS RESISTOR	[4:0]	R/W	xxx00010	r_als Sets the internal ALS resistor value. See Table 1 for details.

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated



# Table 5. Control Register Map (continued)

			Table of Control I		register map (continued)				
Hex Addr.	Register Name	Bit(s)	Read/W rite	Default Value After Reset	Bit Mnemonic and Description				
52	ALS CONFIG	[7]	R/W	Oxxxxxx	autogain_en '1' = Enables autogain for the external ambient light sensor. '0' = disables autogain and GPO's are controlled by the gpo1 and gpo2 -bits. See Table 2 for details.				
		[6]	R/W	x0xxxxxx	sbias_en '1' = External sensor power output enabled. '0' = External sensor power output disbaled. Note: '1' -> GPOs will behave as push-pull CMOS outputs referenced to voltage on SBIAS. '0 '-> GPOs will act as open-drain outputs (default).				
		[5]	R/W	xx0xxxxx	sbias_volt Sensor bias output voltage selection. '1' = 3.0V output voltage. '0' = 2.4V output voltage.				
		[3]	R/W	xxxx0xxx	cp_en Writing = '1' to this register bit enables the Charge-Pump block. Forces the LM3537 to operate in the gain of 1.5x. <b>This mode DOES NOT require</b> the Dx current sinks to be enabled for operation.				
		[2]	R/W	xxxxx0xx	pass_en Writing = '1' to this register bit forces the LM3537 to operate in the gain of 1x (pass-mode). This mode DOES NOT require the Dx current sinks to be enabled for operation. Note: 1.5x gain (cp_en bit) has a higher priority.				
		[1]	R/W	xxxxx0x	gpo1 '0' = GPO1 pin state is low. '1' = GPO1 pin state is high. Effective only when the autogain is disabled. <sup>(1)</sup>				
		[0]	R/W	xxxxxx0	gpo2 '0' = GPO2 pin state is low. '1' = GPO2 pin state is high. Effective only when the autogain is disabled. (1)				
60	ALS ZONE BOUNDARY#0	[7:0]	R/W	00110011	zb0 Sets Zone0 to Zone1 transition trip point				
61	ALS ZONE BOUNDARY#1	[7:0]	R/W	01100110	zb1 Sets Zone1 to Zone2 transition trip point				
62	ALS ZONE BOUNDARY#2	[7:0]	R/W	10011001	zb2 Sets Zone2 to Zone3 transition trip point				
63	ALS ZONE BOUNDARY#3	[7:0]	R/W	11001100	zb3 Sets Zone3 to Zone4 transition trip point				
64	ALS LOW to HIGH TP	[7:0]	R/W	00001011	LtoH Sets the trip point for low gain to high gain transition. Effective only when autogain = '1'.				
65	ALS ZONE BOUNDARY Z3 to Z2	[7:0]	R/W	00010000	zb3to2 Zone3 to Zone2 transition trip point when the autogain is enabled.				
70	ALS BRIGHTNESS ZONE#0	[6:0]	R/W	x0111100	z0b Sets the Zone Brightness code for Zone0.				
71	ALS BRIGHTNESS ZONE#1	[6:0]	R/W	x1001101	z1b Sets the Zone Brightness code for Zone1.				
72	ALS BRIGHTNESS ZONE#2	[6:0]	R/W	x1011001	z2b Sets the Zone Brightness code for Zone2.				
73	ALS BRIGHTNESS ZONE#3	[6:0]	R/W	x1100110	z3b Sets the Zone Brightness code for Zone3.				
74	ALS BRIGHTNESS ZONE#4	[6:0]	R/W	x1110010	z4b Sets the Zone Brightness code for Zone4.				
A0	GROUP A BRIGHTNESS	[6:0]	R/W	x0000000	dxa Sets Brightness for Group A. 128 steps, 1111111=Fullscale.				

<sup>(1)</sup> V<sub>OUT\_S</sub> = SBIAS pin output voltage. The voltage level of the GPOs depends on the sbias\_en-bit: '1'; GPOs will behave as push-pull outputs and will reference the high-side to the voltage of SBIAS. '0'; GPOs will act as open-drain outputs (default). In the open-drain configuration, they can be high-side referenced to any voltage equal to, or less than, the VIN\_A of the LM3537. Output High Level (V<sub>OH</sub>) specification is valid only for push-pull -type outputs.

Copyright © 2011–2013, Texas Instruments Incorporated



# Table 5. Control Register Map (continued)

Hex Addr.	Register Name	Bit(s)	Read/W rite	Default Value After Reset	Bit Mnemonic and Description
В0	GROUP B BRIGHTNESS	[5:3]	R/W	xx000xxx	alsZT Sets the Brightness Zone boundary used to enable and disable Group B diodes based upon ambient lighting conditions.
		[2:0]	R/W	xxxxx000	dxb Sets Brightness for Group B. 8 steps, 111 = Fullscale.
C0	'1' = Regular		en_ldo4 '1' = Regulator 4 enabled. '0' = Regulator 4 disbaled.		
		[2]	R/W	xxxxx0xx	en_ldo3 '1' = Regulator 3 enabled. '0' = Regulator 3 disbaled.
		[1]	R/W	xxxxxx0x	en_ldo2 '1' = Regulator 2 enabled. '0' = Regulator 2 disbaled.
		[0]	R/W	xxxxxxx0	en_ldo1 '1' = Regulator 1 enabled. '0' = Regulator 1 disbaled.
C1	LDO1 VOUT	[4:0]	R/W	xxx11000	Ido1_vout Regulator 1 output voltage programming. See Table 4 for voltage options.
C2	LDO2 VOUT	[4:0]	R/W	xxx01100	ldo2_vout Regulator 2 output voltage programming.
С3	LDO3 VOUT	[4:0]	R/W	xxx01100	Ido3_vout Regulator 3 output voltage programming.
C4	LDO4 VOUT	[4:0]	R/W	xxx11000	ldo4_vout Regulator 4 output voltage programming.



## **Current Control Registers**

### **A0 GROUP A BRIGHTNESS**

This is the LED driver current control register for Group A. The register is effective when the ALS isn't used. The resolution is 7 bits, so in linear dimming mode the step size from zero up to full brightness is fixed (25.0mA/127) = 197  $\mu$ A. Exponential dimming scheme provides a more fine-grained level of control over low level LED currents. Group A exponential dimming curve current can be approximated by the following equation (where N = the decimal value stored in the Group A Brightness register):

$$I_{LED}$$
 (mA)  $\approx 25 \times 0.85^{[44 - \{(N+1)/2.91\}]}$  (1)

Current vs. code is shown below.




Figure 10. LED current (typ.) vs. register code, exponential dimming curve

## **B0 GROUP B BRIGHTNESS**

Bits [2:0] set the GroupB Brightness Levels, as shown in below:

Table 6. Group B Brightness Levels

dxb[2]	dxb[1]	dxb[0]	GroupB LED Current (typ.)
1	1	1	25.0 mA
1	1	0	17.5 mA
1	0	1	15.0 mA
1	0	0	12.5 mA
0	1	0	10.0 mA
0	1	0	7.5 mA
0	0	1	5.0 mA
0	0	0	2.5 mA

Product Folder Links: LM3537



#### APPLICATION INFORMATION

#### LED CONFIGURATIONS

The LM3537 has a total of 8 current sinks capable of sinking 180mA of total diode current. These 8 current sinks are configured to operate in one or two independently controlled lighting regions. GroupA has eight dedicated current sinks, while GroupB has 0 by default. However, drivers D5 to D8 can be assigned to either GroupA or GroupB one-by-one through a setting in the configuration register. With this added flexibility, the LM3537 is capable of supporting applications requiring from 4 to 7 LEDs for main display lighting, while still providing additional current sink(s) that can be used for a wide variety of lighting functions.

#### PARALLEL CONNECTED AND UNUSED OUTPUTS

Connecting the outputs in parallel does not affect internal operation of the LM3537 and has no impact on the Electrical Characteristics and limits previously presented. The available diode output current, maximum diode voltage, and all other specifications provided in the Electrical Characteristics tables apply to this parallel output configuration, just as they do to the standard LED application circuit.

All Dx current sinks utilize LED forward voltage sensing circuitry to optimize the charge-pump gain for maximum efficiency.

If some of the drivers are not going to be used, make sure that the enable bits in the DIODE ENABLE register are set to '0' to ensure optimal efficiency.

#### THERMAL PROTECTION

Internal thermal protection circuitry disables the LM3537 when the junction temperature exceeds 160°C (typ.). This feature protects the device from being damaged by high die temperatures that might otherwise result from excessive power dissipation. The device will recover and operate normally when the junction temperature falls below 155°C (typ.). It is important that the board layout provide good thermal conduction to keep the junction temperature within the specified operating ratings.

#### **CAPACITOR SELECTION**

The LM3537 circuit requires 11 external capacitors for proper operation. Surface-mount multi-layer ceramic capacitors are recommended. These capacitors are small, inexpensive and have very low equivalent series resistance (ESR <20 m $\Omega$  typ.). Tantalum capacitors, OS-CON capacitors, and aluminum electrolytic capacitors are not recommended for use with the LM3537 due to their high ESR, as compared to ceramic capacitors.

For most applications, ceramic capacitors with X7R or X5R temperature characteristic are preferred for use with the LM3537. These capacitors have tight capacitance tolerance (as good as ±10%) and hold their value over temperature (X7R: ±15% over -55°C to 125°C; X5R: ±15% over -55°C to 85°C).

Capacitors with Y5V or Z5U temperature characteristic are generally not recommended for use with the LM3537. Capacitors with these temperature characteristics typically have wide capacitance tolerance (+80%, -20%) and vary significantly over temperature (Y5V: +22%, -82% over -30°C to +85°C range; Z5U: +22%, -56% over +10°C to +85°C range). Under some conditions, a nominal 1 $\mu$ F Y5V or Z5U capacitor could have a capacitance of only 0.1 $\mu$ F. Such detrimental deviation is likely to cause Y5V and Z5U capacitors to fail to meet the minimum capacitance requirements of the LM3537.

Table 7 below lists recommended external capacitors from some leading ceramic capacitor manufacturers. It is strongly recommended that the LM3537 circuit be thoroughly evaluated early in the design-in process with the mass-production capacitors of choice. This will help ensure that any variability in capacitance does not negatively impact circuit performance.

Product Folder Links: LM3537

Copyright © 2011-2013, Texas Instruments Incorporated



## **Table 7. Suggested Capacitors**

Model	Туре	Vendor	Voltage Rating	Package Size
1 $\mu F$ for $C_{OUT}$ , $C_{LDO1}$ , $C_{LDO2}$ ,	C <sub>LDO3</sub> , C <sub>LDO4</sub> , C <sub>SEN</sub> , C <sub>1</sub> , C <sub>2</sub>	and C <sub>IN_A</sub> <sup>(1)</sup>		
C1005X5R1A105K	Ceramic X5R	TDK	10V	0402
LMK105BJ105KV-F	Ceramic X5R	Taiyo Yuden	10V	0402
GRM155R61A105K	Ceramic X5R	Murata	10V	0402
0.1 μF for C <sub>IN_B</sub> <sup>(1)</sup>	·			
GRM155R61A104K	Ceramic X5R	Murata	10V	0402
LMK105BJ104KV-F	Ceramic X5R	Taiyo Yuden	10V	0402
C1005X5R1A104K	Ceramic X5R	TDK	10V	0402
2.2 μF for C <sub>IN_C</sub>				
JMK105BJ225MV-F	Ceramic X5R	Taiyo Yuden	6.3V	0402
GRM155R60J225ME15D	Ceramic X5R	Murata	6.3V	0402

<sup>(1)</sup> The recommended voltage rating for these capacitors is 10V to account for DC bias capacitance losses.



# **REVISION HISTORY**

Ch	nanges from Revision A (May 2013) to Revision B	Page
•	Changed layout of National Data Sheet to TI format	27



# PACKAGE OPTION ADDENDUM

28-Sep-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
LM3537TME/NOPB	ACTIVE	DSBGA	YFQ	30	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-30 to 110	3537	Samples
LM3537TMX/NOPB	ACTIVE	DSBGA	YFQ	30	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-30 to 110	3537	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

28-Sep-2016

n no event shall TI's liability arising out of such information	exceed the total purchase price of the TI part(s) at issue in	this document sold by TI to Customer on an annual basis.
---	---	--

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3537TME/NOPB	DSBGA	YFQ	30	250	178.0	8.4	2.18	2.69	0.76	4.0	8.0	Q1
LM3537TMX/NOPB	DSBGA	YFQ	30	3000	178.0	8.4	2.18	2.69	0.76	4.0	8.0	Q1

www.ti.com 8-May-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3537TME/NOPB	DSBGA	YFQ	30	250	210.0	185.0	35.0
LM3537TMX/NOPB	DSBGA	YFQ	30	3000	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.