



Power MOSFETS

DATASHEET

LM30074NAI8A

N-Channel
Enhancement Mode MOSFET

 Leadpower-semiconductor Corp., Ltd

 sales@leadpower-semi.com

 (03) 6577339 FAX : (03) 6577229

 www.leadpower-semi.com



Quality Management Systems


ISO 9001:2015 Certificate

LM30074NAI8A




N-Channel Enhancement Mode MOSFET

Pin Description



Symbol



Product Summary

Symbol	N-Channel	Unit
V_{DSS}	30	V
$R_{DS(ON)-Max}$	7.4	m Ω
ID	50	A

Feature

- Lower $R_{DS(ON)}$ to Minimize Conduction Losses
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS and Rg Tested

Applications

- Portable Equipment
- Battery Powered System

Ordering Information

Orderable Part Number	Package Type	Form	Shipping	Marking
LM30074NAI8A	PDFN3.3*3.3	Tape & Reel	5000 / Tape & Reel	30074 □□□□□□

Note : □□□□□□ = Lot Code

Absolute Maximum Ratings (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	N-Channel	Unit	
V_{DSS}	Drain-Source Voltage	30	V	
V_{GSS}	Gate-Source Voltage	±20		
T_J	Maximum Junction Temperature	150	°C	
T_{STG}	Storage Temperature Range	-55 to 150	°C	
$I_{DM}^{①}$	Pulse Drain Current Tested	T _c =25°C	71	A
I_D	Continuous Drain Current	T _c =25°C	50	A
		T _c =100°C	32	
P_D	Maximum Power Dissipation	T _c =25°C	30	W
		T _c =100°C	12	
$I_{AS}^{②}$	Avalanche Current, Single pulse	L=0.1mH	21	A
$E_{AS}^{③}$	Avalanche Energy, Single pulse	L=0.1mH	22	mJ

Thermal Characteristics

Symbol	Parameter	Rating	Unit	
$R_{\theta JC}$	Thermal Resistance-Junction to Case	Steady State	4.2	°C/W
$R_{\theta JA}^{③}$	Thermal Resistance-Junction to Ambient	Steady State	95	°C/W

Note ① : Max. current is limited by bonding wire

Note ② : UIS tested and pulse width are limited by maximum junction temperature 150°C

Note ③ : Surface Mounted on 1in² FR-4 board with 1oz.

N-Channel Electrical Characteristics (T_J=25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Electrical Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250uA	30	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V	-	-	1	uA
V_{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250uA	1.1	1.6	2.1	V
I_{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R_{DS(ON)} ^④	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =8A	-	6.2	7.4	mΩ
		V _{GS} =4.5V, I _{DS} =6A	-	8.2	10.7	
gfs	Forward Transconductance	V _{DS} =5V, I _{DS} =8A	-	12	-	S
Dynamic Characteristics ^⑤						
R_G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Freq.=1MHz	-	3.5	-	Ω
C_{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, Freq.=1MHz	-	1094	-	pF
C_{oss}	Output Capacitance					
C_{rss}	Reverse Transfer Capacitance					
td(ON)	Turn-on Delay Time	V _{GS} =10V, V _{DS} =15V, I _D =1A, R _{GEN} =6Ω	-	6	-	nS
t_r	Turn-on Rise Time					
t_{d(OFF)}	Turn-off Delay Time					
t_f	Turn-off Fall Time					
Q_g	Total Gate Charge	V _{GS} =4.5V, V _{DS} =25V, I _D =8A	-	16	-	nC
Q_g	Total Gate Charge	V _{GS} =10V, V _{DS} =25V, I _D =8A	-	31	-	
Q_{gs}	Gate-Source Charge		-	1.4	-	
Q_{gd}	Gate-Drain Charge		-	9.3	-	
Source-Drain Characteristics						
V_{SD} ^④	Diode Forward Voltage	I _{SD} =1A, V _{GS} =0V	-	0.7	1.1	V
t_{rr}	Reverse Recovery Time	I _F =1A, V _R =0V	-	14	-	nS
Q_{rr}	Reverse Recovery Charge	dI _F /dt=100A/μs	-	5.6	-	nC

Note ④ : Pulse test (pulse width≤300us, duty cycle≤2%).

Note ⑤ : Guaranteed by design, not subject to production testing.

N-Channel Typical Characteristics




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward

LM30074NAI8A




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance