National Semiconductor

LM363 Precision Instrumentation Amplifier

General Description

The LM363 is a monolithic true instrumentation amplifier. It requires no external parts for fixed gains of 10, 100 and 1000. High precision is attained by on-chip trimming of offset voltage and gain. A super-beta bipolar input stage gives very low input bias current and voltage noise, extremely low offset voltage drift, and high common-mode rejection ratio. A two-stage amplifier design yields an open loop gain of 10,000,000 and a gain bandwidth product of 30 MHz, yet remains stable for all closed loop gains. The LM363 operates with supply voltages from \pm 5V to \pm 18V with only 1.5 mA current drain.

The LM363's low voltage noise, low offset voltage and offset voltage drift make it ideal for amplifying low-level, lowimpedance transducers. At the same time, its low bias current and high input impedance (both common-mode and differential) provide excellent performance at high impedance levels. These features, along with its ultra-high common-mode rejection, allow the LM363 to be used in the most demanding instrumentation amplifier applications, replacing expensive hybrid, module or multi-chip designs. Because the LM363 is internally trimmed, precision external resistors and their associated errors are eliminated.

The 16-pin dual-in-line package provides pin-strappable gains of 10, 100 or 1000. Its twin differential shield drivers

eliminate bandwidth loss due to cable capacitance. Compensation pins allow overcompensation to reduce bandwidth and output noise, or to provide greater stability with capacitive loads. Separate output force, sense and reference pins permit gains between 10 and 10,000 to be programmed using external resistors.

On the 8-pin metal can package, gain is internally set at 10, 100 or 500 but may be increased with external resistors. The shield driver and offset adjust pins are omitted on the 8-pin versions.

The LM363 is rated for 0°C to 70°C.

Features

- Offset and gain pretrimmed
- 12 nV/√Hz input noise (G=500/1000)
- 130 dB CMRR typical (G=500/1000)
- 2 nA bias current typical
- No external parts required
- Dual shield drivers
- Can be used as a high performance op amp
- Low supply current (1.5 mA typ)



©1995 National Semiconductor Corporation TL/H/5609

RRD-B30M115/Printed in U. S. A.

LM363 Precision Instrumentation Amplifier

April 1991

Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 ± 18V

 Differential Input Voltage
 ± 10V

 Input Current
 ± 20 mA

Input VoltageEqualReference and Sense VoltageLead Temp. (Soldering, 10 sec.)ESD rating to be determined.

Equal to Supply Voltage $\pm 25V$ $300^{\circ}C$

LM363 Electrical Characteristics (Notes 1 and 2)

Parameter	Conditions	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Units
ED GAIN (8-PIN)					•
Input Offset Voltage	G=500	30	150	400	μV
	G=100	50	250	700	μV
	G=10	0.5	2.5	6	mV
Input Offset Voltage Drift	G=500	1		4	μV/°C
	G = 100	2		8	μV/°C
	G=10	20		75	μV/°C
Gain Error	G=500	0.1	0.8	0.9	%
(\pm 10V Swing, 2 k Ω Load)	G=100	0.07	0.7	0.8	%
	G=10	0.05	0.6	0.7	%
OGRAMMABLE GAIN (16-PIN)					
Input Offset Voltage	G=1000	50	250	500	μV
	G=100	100	450	900	 μV
	G=10	1	3.5	8	mV
Input Offset Voltage Drift	G=1000	1		5	μV/°C
	G=100	2		10	μV/°C
	G=10	10		100	, μV/°C
Gain Error	G=1000	2.0	3.0	3.5	%
(\pm 10V Swing, 2 k Ω Load)	G=100	0.1	0.7	0.8	%
	G=10	0.6	2.0	2.3	%
ED GAIN AND PROGRAMMABLE	•				
Gain Temperature Coefficient	G=1000	40			ppm/°C
-	G=500	20			ppm/°C
	G=100, 10	10			ppm/°C
Gain Non-Linearity	G=10, 100	0.01	0.03	0.04	%
$(\pm 10V$ Swing, 2 k Ω Load)	G=500, 1000	0.01	0.05	0.06	%

			LM363			
Parameter	Conditions	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Units	
Common-Mode Rejection Ratio ($-10V \le V_{CM} \le 10V$)	G = 1000, 500 G = 100 G = 10	130 120 105	114 94 90	104 84 80	dB dB dB	
Positive Supply Rejection Ratio (5V to 15V)	G = 1000, 500 G = 100 G = 10	130 120 100	110 100 85	100 95 78	dB dB dB	
Negative Supply Rejection Ratio ($-5V$ to $-15V$)	G = 1000, 500 G = 100 G = 10	120 106 86	100 85 70	90 75 60	dB dB dB	
Input Bias Current		2	10	20	nA	
Input Offset Current		1	3	5	nA	
Common-Mode Input Resistance		100	8		GΩ	
Differential Mode Input Resistance	G = 1000, 500 G = 100 G = 10	0.2 2 20			GΩ GΩ GΩ	
Input Offset Current Change	$-11V \le V_{CM} \le 13V$	20	100	300	pa/V	
Reference and Sense Resistance	Min Max	50	30 80	27 83	kΩ kΩ kΩ	
Open Loop Gain	G _{CL} =1000, 500	10	1		ν/μν	
Supply Current	Positive Negative	1.2 1.6	2.4 2.8	3.0 3.4	mA mA	

Note 1: These conditions apply unless otherwise noted; $V^+ = 15V$, $V^- = -15V$, $V_{CM} = 0V$, $R_L = 2 k\Omega$, reference pin grounded, sense pin connected to output and $T_j = 25^{\circ}C$.

Note 2: Boldface limits are guaranteed over full temperature range. Operating ambient temperature range is 0°C to 70°C for the LM363. Note 3: Guaranteed and 100% production tested.

Note 4: Guaranteed but not 100% tested. These limits are not used in determining outgoing quality levels.

Note 5: Maximum rated junction temperature is 100°C for the LM363. Thermal resistance, junction to ambient, is 150°C/W for the TO-99(H) package and 100°C/W for the ceramic DIP (D).

pical Performance Characteristics TA=25°C					
Parameter	Fixed 0	Unite			
T arameter	1000/500	100	10	Onits	
Input Voltage Noise, rms, 1 kHz	12	18	90	nV/√ Hz	
Input Voltage Noise (Note 6)	0.4	1.5	10	μVp-p	
Input Current Noise, rms, 1 kHz	0.2	0.2	0.2	pA⁄√ Hz	
Input Current Noise (Note 6)	40	40	40	рАр-р	
Bandwidth	30	100	200	kHz	
Slew Rate	1	0.36	0.24	V/µs	
Settling Time, 0.1% of 10V	70	25	20	μs	
Offset Voltage Warm-Up Drift (Note 7)	5	15	50	μV	
Offset Voltage Stability (Note 8)	5	10	100	μV	
Gain Stability (Note 8)	0.01	0.005	0.05	%	

Note 6: Measured for 100 seconds in a 0.01 Hz to 10 Hz bandwidth.

Note 7: Measured for 5 minutes in still air, V+=15V, V-=-15V. Warm-up drift is proportionally reduced at lower supply voltages.













Theory of Operation

Referring to the Simplified Schematic, it can be seen that the input voltage is applied across the bases of Q1 and Q2 and appears between their emitters. If R_{E1-2} is the resistance across these emitters, a differential current equal to V_{IN}/R_{E1-2} flows from Q1's emitter to Q2's. The second stage amplifier shown maintains Q1 and Q2 at equal collector currents by negative feedback to Q4. The emitter currents of Q3 and Q4 must therefore be unbalanced by an amount equal to the current flow across R_{E1-2}. Defining R_{E3-4}=R5+R6, the differential voltage across the emitters of Q4 to Q3 is equal to

$$\frac{V_{\text{IN}}}{R_{\text{E 1-2}}} \times R_{\text{E3-4}}.$$

This voltage divided by the attenuation factor R4 R2

$$\frac{114}{R3+R4} = \frac{112}{R1+R2}$$

is equal to the output-to-reference voltage. Hence, the overall gain is given by

$$G = \frac{V_{OUT}}{V_{IN}} = \frac{R3 + R4}{R4} \times \frac{R_{E3-4}}{R_{E1-2}}$$

Application Hints

The LM363 was designed to be as simple to use as possible, but several general precautions must be taken. The differential inputs are directly coupled and need a return path to power supply common. Worst-case bias currents are only 10 nA for the LM363, so the return impedance can be as high as 100 M Ω . Ground drops between signal return and IC supply common should not be ignored. While the LM363 has excellent common-mode rejection, signals must remain within the proper common-mode range for this specification to apply. Operating common-mode range is guaranteed from -10V to +10V with $\pm15V$ supplies.

The high-gain (500 or 1000) versions have large gain-bandwidth products (15 MHz or 30 MHz) so board layout is fairly critical. The differential input leads should be kept away from output force and sense leads, especially at high impedances. Only 1 pF from output to positive input at 100 k Ω source impedance can cause oscillations. The gain adjust leads on the 16-pin package should be treated as inputs and kept away from the output wiring.

POWER SUPPLY

The LM363 may be powered from split supplies from $\pm 5V$ to $\pm 18V$ (or single-ended supplies from 10V to 36V). Positive supply current is typically 1.2 mA independent of supply voltage. The negative supply current is higher than the positive by the current drawn through the voltage dividers for the reference and sense inputs (typ 600 μA total). The LM363's excellent PSRR often makes regulated supplies unnecessary. Actually, supply voltage can be as low as 7V total but PSRR is severely degraded, so that well-regulated supplies are recommended below 10V total. Split supplies need not be balanced; output swing and input common-mode range will simply not be symmetrical with unbalanced supplies. For example, at $\pm 12V$ and $\pm 5V$ supplies, input common-mode range is typically $\pm 10.5V$ to -2V and output swing is $\pm 11V$ to -4V.

When using ultra-low offset versions, best results are obtained at \pm 15V supplies. For example, the LM363-500's offset voltage is guaranteed within 150 μ V at \pm 15V at 25°C. Running at \pm 5V results in a worst-case negative PSRR error of 10V (-15V to -5V) multiplied by 3.2X10^{-6} (110 dB) or 32 μ V, increasing the worst-case offset. Positive PSRR results in another 10 μ V worst-case change.

INPUTS

The LM363 input circuitry is depicted in the Simplified Schematic. The input stage is run relatively rich (50 μ A) for low voltage noise and wide bandwidth; super-beta transistors and bias-current cancellation (not shown) keep bias currents low. Due to the bias-current cancellation circuitry, bias current may be either polarity at either input. While input current noise is high relative to bias current, it is not significant until source resistance approaches 100 kΩ.

Input common-mode range is typically from 3V above V⁻ to 1.5V below V⁺, so that a large potential drop between the input signal and output reference can be accommodated. However, a return path for the input bias current must be provided; the differential input stage is not isolated from the supplies. Differential input swing in the linear region is equal to output swing divided by gain, and typically ranges from 1.3V at G = 10 to 13 mV at G = 1000.

Clamp diodes are provided to prevent zener breakdown and resulting degradation of the input transistors. At large input

overdrives these diodes conduct, greatly increasing input currents. This behavior is illustrated in the $I_{\rm IN}$ vs $V_{\rm IN}$ plot in the Typical Performance Characteristics. (The graph is not symmetrical because at large input currents a portion of the current into the device flows out the V⁻ terminal.)

The input protection resistors allow a full 10V differential input voltage without degradation even at G=1000. At input voltages more than one diode drop below V^- or two diode drops above V^+ input, current increases rapidly. Diode clamps to the supplies, or external resistors to limit current to 20 mA, will prevent damage to the device.

REFERENCE AND SENSE INPUTS

The equivalent circuit is shown in the schematic diagram. Limitations for correct operation are as follows. Maximum differential swing between reference and sense pins is typically \pm 15V (\pm 10V guaranteed). If this limit is exceeded, the sense pin no longer controls the output, which then peas high or low. The negative common-mode limit is 1.5V below . (This is permissible because R2 and R4 are returned to a node biased higher than V-.) If large positive voltages are applied to the reference and sense pins, the common-mode range of the signal inputs begins to suffer as the drop across R13 and R16 increases. For example, at $\pm\,15V$ supplies, V_{REF}=V_{SENSE}=0V, signal input range is typically -12V to + 13.5V. At V_{REF} = V_{SENSE} = 15V, signal input range drops to -11V to+13.5V. The reference and sense pins can be as much as 10V above V⁺ as long as a restricted signal common-mode range (-10V min) can be tolerated.

For maximum bipolar output swing at \pm 15V supplies, the reference pin should be returned to a voltage close to ground. At lower supply voltages, the reference pin need not be halfway between the supplies for maximum output swing. For example, at V⁺ = + 12V and V⁻ = -5V, grounding the reference pin still allows a +11V to -4V swing. For single-supply systems, the reference pin can be tied to either supply if a single output polarity is all that is required. For a bipolar input and output, create a low impedance reference with an op amp and voltage divider or a regulator (e.g., LM336, LM385, LM317L). This forms the reference for all succeeding signal-processing stages. (Don't connect the reference terminal directly to a voltage divider; this degrades gain error.) See *Figure* 1.



a. Usual configuration maximizes bipolar output swing.





FIGURE 1. Reference Connections (Continued)

OUTPUTS

The LM363's output can typically swing within 1V of the supplies at light loads. While specified to drive a 2 $k\Omega$ load to \pm 10V, current limit is typically 15 mA at room temperature. The output can stably drive capacitive loads up to 400 pF. For higher load capacitance, the amplifier may be overcompensated (see COMPENSATION section, following). The output may be continuously shorted to ground without damaging the device.

OFFSET VOLTAGE

The LM363's offset voltage is internally trimmed to a very low value. Note that data sheet values are given at $T_j\!=\!25^\circ\text{C},~V_{CM}\!=\!0V$ and $V^+\!=\!V^-\!=\!15V$. For other conditions, warm-up drift, temperature drift, common-mode rejection and power supply rejection must be taken into account. Warm-up drift, due to chip and package thermal gradients, is an effect separate from temperature drift. Typical warm-up drift is tabulated in the Electrical Characteristics; settling time is approximately 5 minutes in still air. At load currents up to 5 mA, thermal feedback effects are negligible $(\Delta V_{OS} \leq 2\mu V \text{ at } G = 1000).$

Care must be taken in measuring the extremely low offset voltages of the high gain amplifiers. Input leads must be held isothermal to eliminate thermocouple effects. Oscillations, due to either heavy capacitive loading or stray capacitance from input to output, can cause erroneous readings. In either case, overcompensation will help. High frequency noise fed into the inputs may be rectified internally, and pro-

duce an offset shift. A simple low-pass RC filter will usually cure this problem (*Figure 2*). Use film type resistors for their low thermal EMF. In highly noisy environments, LC filters can be substituted for increased RF attenuation.



FIGURE 2. Low Pass Filter Prevents RF Rectification

Instrumentation amplifiers have both an input offset voltage (V_{IOS}) and an output offset voltage (V_{OOS}). The total inputreferred offset voltage (V_{OSRTI}) is related to the instrumentation amplifier gain (G) as follows: V_{OSRTI} = V_{IOS} + V_{OOS}/ G. The offset voltage given in the LM363 specifications is the total input-referred offset. As long as only one gain is used, offset voltage can be nulled at either input or output as shown in *Figures 3a* and *3b*. When the 16-pin device is used at multiple gain settings, both V_{IOS} and V_{OOS} should be nulled to get minimum offset at all gains, as shown in *Figure 3c*. The correct procedure is to trim V_{OOS} for zero output at G = 10, then trim V_{IOS} at G = 1000.



Because the LM363's offset voltage is so low to begin with, offset nulling has a negligible effect on offset temperature drift. For example, zeroing a 100 μ V offset, assuming external resistor TC of 200 ppm/°C and worst-case internal resistor TC, results in an additional drift component of 0.08 μ V/°C. For this reason, drift specifications are guaranteed, with or without external offset nulling.

GAIN ADJUSTMENT

Gain may be increased by adding an external voltage divider between output force and sense and reference; the preferred connection is shown in *Figure 4*. Since both the sense and reference pins look like 50 k Ω (± 20 k Ω) to V⁻, impedances presented to both pins must be equal to avoid offset error. For example, a 100 Ω imbalance can create a

worst-case output offset of 50 mV, creating an input-referred error of 5 mV at G = 10 or 50 μ V at G = 1000.

Increasing gain this way increases output offset error. An LM363H-100 may have an output offset of 5 mV, resulting in input referred offset component of 50 μ V. Raising the gain to 200 yields a 10 mV error at the output and changes input referred error by an additional 50 μ V.

External resistors connected to the reference and sense pins can only *increase* the gain. If ultra-low output impedance is not critical, the technique in *Figure 5* can be used to trim the gain to nominal value. Alternatively, the V_{OS} adjustment terminals on the 16-pin package may be used to trim the gain (*Figure 10b*).



R1 and R2 should be as low as possible to avoid errors due to 50 k Ω input impedance of reference and sense pins. Total resistance (R2+2R1) should be above 4 k Ω , however, to prevent excessive load on the LM363 output. The exact formula for calculating gain (G) is:

 $G = G_0 \left(1 + \frac{2R1}{R2} + \frac{R1}{50k} \right)$

GO=preset gain

The last term may be ignored in applications where gain accuracy is not critical. The table below gives suggested values for R1 and R2 along with the calculated error due to "closest value" standard 1% resistors. Total gain error tolerance includes contributions from LM363 G₀ error and resistor tolerance (\pm 1%) and works out to approximately 2.5% in every case.

Pinout shown is for 16-pin package. This same technique can also be used with 8-pin versions.

Gain Increase	1.5	2	2.5	3	4	5	6	7	8	9	10
R1	1.21k	1.21k	2k	2k	1.78k	2k	2.49k	2.94k	3.48k	3.92k	4.42k
R2	5k	2.49k	2.74k	2.05k	1.21k	1k	1k	1k	1k	1k	1k
Error (typ)	+0.6%	-0.2%	0	-0.3%	-0.6%	+0.8%	+0.5%	-0.9%	+0.4%	-0.9%	-0.7%



COMPENSATION AND OUTPUT CLAMPING

The LM363 is internally compensated for unity feedback from output to sense. Increasing gain with external dividers will decrease the bandwidth and increase stability margin. Without external compensation, the amplifier can stably drive capacitive loads up to 400 pF. When used as an op amp (sense and reference pins grounded, feedback to inverting input), the LM363 is stable for gains of 100 or more. For greater stability, the device may be over-compensated as in *Figure 6*. Tables I and II depict suggested compensation components along with the resulting changes in large and small signal bandwidth for the 8-pin and 16-pin packages, respectively.

Note that the RC network from pin 8 of the 8-pin device to ground has a large effect on power bandwidth, especially at low gains. The Miller capacitance utilized for overcompensating the 16-pin device permits higher slew rate and larger load capacitance for the same bandwidth, and is preferred when bandwidth must be greatly reduced (e.g., to reduce output noise).

Heavy Miller overcompensation on the 16-pin package can degrade AC PSRR. A large capacitor between pins 15 and 16 couples transients on the positive supply to the output buffer. Since the amplifier bandwidth is severely rolled off it cannot keep the output at the correct state at moderate frequencies. Hence, for good PSRR, either keep the Miller capacitance under 1000 pF or use the pin 15-to-ground compensation shown in Table I.



uonugo

FIGURE 6. Overcompensation

TL/H/5609-14

TABLE I. Overcompensation on 8-Pin Package

		Small Signal	Power	Maximum
Gain	Compensation Network (Pin 8 to Ground)†	3 dB Bandwidth (kHz)	Bandwidth (±10V Swing) (Hz)	Capacitive Load (pF)
	—	125	100k	400
	100 pF, 15k	95	15k	600
500	1000 pF, 5k	45	1.8k	800
	0.01 μF,500Ω	10	200	1000*
	0.1 μF	1	20	1000*
	_	240	100k	400
	100 pF, 15k	170	15k	900
100	1000 pF, 5k	80	1.8k	1200
	0.01 μF, 500Ω	20	200	1600*
	0.1 µF	2	20	2000*
		240	100k	400
	100 pF, 15k	170	15k	900
10	1000 pF, 5k	90	1.8k	1200
	0.01 μF, 500Ω	20	200	1600*
	0.1 µF	2	20	2000*

*Also stable for C_L \geq 0.05 μF $^{\dagger}\text{Pin}$ 15 to ground on 16-pin package

TABLE II. Overcompensation on 16-Pin Package

Gain	Compensation Capacitor (Pin 15 to 16)	Small Signal 3 dB Bandwidth (Hz)	Power Bandwidth (±10V Swing) (Hz)	Maximum Capacitive Load (pF)
	_	45k	45k	1000*
	10 pF	16k	16k	2000*
1000	100 pF	2.5k	2.5k	2500*
	1000 pF	250	250	3000*
	0.01 µF	25	25	3000*
	_	140k	100k	900
	10 pF	50k	50k	1600
100	100 pF	7.5k	7.5k	2000*
	1000 pF	750	750	2000*
	0.01 µF	75	75	2000*
10	_	180k	90k	600
	10 pF	60k	50k	1100
	100 pF	9k	9k	1600
	1000 pF	900	900	2000*
	0.01 µF	90	90	2000*

*Also stable for $C_L \ge 0.05 \ \mu F$

Because the LM363's output voltage is approximately one diode drop below the voltage at pin 15 (pin 8 for the 8-pin device), this point may be used to limit output swing as seen in *Figure 7a*. Current available from this pin is only 50 μ A, so that zeners must have a sharp breakdown to clamp accurately. Alternatively, a diode tied to a voltage source could be used as in *Figure 7b*.



FIGURE 7. Output Clamp

SHIELD DRIVERS

When differential signals are sent through long cables, three problems occur. First, noise, both common-mode and differential, is picked up. Second, signal bandwidth is reduced by the RC low-pass filter formed by the source impedance and the cable capacitance. Finally, when these RC time constants are not identical (unbalanced source impedance and/or unbalanced capacitance), AC common-mode rejection is degraded, amplifying both induced noise and "ground" noise. Either filtering at the amplifier inputs or slowing down the amplifier by overcompensating will indeed reduce the noise, but the price is slower response. The LM363D's dual shield drivers can actually increase bandwidth while reducing noise.

The way this is done is by bootstrapping out shield capacitance. The shield drivers follow the input signal. Since both sides of the shield capacitance swing the same amount, it is effectively out of the circuit at frequencies of interest. Hence, the input signal is not rolled off and AC CMRR is not degraded (*Figure 8*). The LM363D's shield drivers can handle capacitances (shield to center conductor) as high as 1000 pF with source resistances up to 100 k Ω .

For best results, identical shielded cables should be used for both signal inputs, although small mismatches in shield driver to ground capacitance (\leq 500 pF) do not cause problems. At certain low values of cable capacitance (50 pF–200 pF), high frequency oscillations can occur at high source resistance (\geq 10 k Ω). This is alleviated by adding

50 pF to ground at both shield driver outputs. Do not use only one shield driver for a single-ended signal as oscillations can result; shield driver to input capacitance must be roughly balanced (\pm 30%). To further reduce noise pickup, the shielded signal lines may be enclosed together in a grounded shield. If a large amount of RF noise is the problem, the only sure cure is a filter capacitor at both inputs; otherwise the RFI may be internally rectified, producing an offset.

DC loading on the shield drivers should be minimized. The drivers can only source approximately 40 μ A; above this value the input stage bias voltages change, degrading V_OS and CMRR. While the shield drivers can sink several mA, V_OS may degrade severely at loads above 100 μ A (see Shield Driver Loading Error curve in Typical Performance Characteristics). Because the shield drivers are one diode drop above the input levels, unbalanced leakage paths from shield to input can produce an input offset at high source impedances. Buffering with emitter-followers (*Figure 8b*) reduces this leakage current by reducing the voltage differential and eliminates any loading on the amplifier.



MISCELLANEOUS TRIMMING

The V_{OS} adjust and shield driver pins available on the 16pin package may be used to trim the other parameters besides offset voltage, as illustrated in *Figure 10*. The bias-current trim relies on the fact that the voltage on the shield driver and gain setting pins is one diode drop respectively above and below the input voltage. Input bias current can be held to within 100 pA over the entire common-mode range, and input offset current always stays under 30 pA. The CMRR trims use the shield driver pins to drive the V_{OS} adjust pins, thus maintaining the LM363's ultra-high input impedance.

If power supply rejection is critical, frequently only the negative PSRR need be adjusted, since the positive PSRR is more tightly specified. Any or all of the trim schemes of *Figure 10* can be combined as desired. As long as the center tap of the 100k trimpot is returned to a voltage 200 mV below V⁺, the trim schemes shown will not greatly affect

 $V_{OS}.$ Both the gain and DC CMRR trims can degrade positive PSRR; the positive PSRR can then be nulled out if desired. The correct order of trimming from first to last is bias current, gain, CMRR, negative PSRR, positive PSRR and $V_{OS}.$

















National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.