











SNVS671F-FEBRUARY 2011-REVISED MAY 2019

LM21212-1

# LM21212-1 2.95-V To 5.5-V, 12-A, Voltage-Mode Synchronous Buck Regulator With **Frequency Synchronization**

#### **Features**

- Integrated 7-m $\Omega$  high-side and 4.3-m $\Omega$  low-side
- 300-kHz to 1.5-MHz frequency SYNC pin
- Adjustable output voltage from 0.6 V to V<sub>IN</sub> (100% duty cycle capable), ±1% reference
- Input voltage range 2.95 V to 5.5 V
- Start-up Into prebiased loads
- Output voltage tracking capability
- Wide bandwidth voltage loop error amplifier
- Adjustable soft-start with external capacitor
- Precision enable (EN) pin with hysteresis
- Integrated OVP, OCP, OTP, UVLO and power-
- Thermally enhanced HTSSOP-20 exposed pad package
- Create a custom design using the LM21212-1 with the WEBENCH® Power Designer

# **Applications**

- Broadband, networking and wireless communications
- High-performance FPGAs, ASICs and microprocessors
- Simple to design, high efficiency point-of-load regulation from a 5-V or 3.3-V bus

# 3 Description

The LM21212-1 is a monolithic synchronous point-ofload buck regulator that is capable of delivering up to 12 A of continuous output current while producing an output voltage down to 0.6 V with outstanding efficiency. The device is optimized to work over an input voltage range of 2.95 V to 5.5 V, making it suited for a wide variety of low voltage systems. The voltage mode control loop provides high noise immunity, narrow duty-cycle capability and can be compensated to be stable with any type of output capacitance, providing maximum flexibility and ease of use.

The LM21212-1 features internal overvoltage protection (OVP) and overcurrent protection (OCP) for increased system reliability. A precision enable pin and integrated UVLO allow turnon of the device to be tightly controlled and sequenced. Start-up inrush currents are limited by both an internally fixed and externally adjustable soft-start circuit. Fault detection and supply sequencing are possible with the integrated power good circuit.


The LM21212-1 is designed to work well in multi-rail power supply architectures. The output voltage of the device can be configured to track an external voltage rail using the SS/TRK pin. The switching frequency can be synchronized to the falling edge of a clock between frequencies of 300 kHz to 1.5 MHz.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM21212-1	HTSSOP (20)	6.50 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Application Circuit





# **Table of Contents**

1 2 3	Features         1           Applications         1           Description         1	9	8.3 Feature Description	16
4	Revision History2	40	9.2 Typical Application	
5 6	Pin Configuration and Functions 3	10	Layout	25
7	Specifications       4         7.1 Absolute Maximum Ratings       4         7.2 ESD Ratings       4         7.3 Recommended Operating Conditions       4	11	Device and Documentation Support	29 29
	7.4 Thermal Information       4         7.5 Electrical Characteristics       5         7.6 Typical Performance Characteristics       7		Updates	29 29
8	Detailed Description         11           8.1 Overview         11           8.2 Functional Block Diagram         11	12	11.6 Glossary	30

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision E (March 2013) to Revision F				
Editorial updates only; no technical revision	1			
Add links for WEBENCH	<u>1</u>			
Changes from Revision D (March 2013) to Revision E	Page			
Changed layout of National Semiconductor data sheet to TI format	27			



# 5 Description

If the output is prebiased at start-up, it does not sink current, allowing the output to smoothly rise past the prebiased voltage. The regulator is offered in a 20-pin HTSSOP package with an exposed pad that can be soldered to the PCB, eliminating the need for bulky heat sinks.

# 6 Pin Configuration and Functions



**Pin Functions** 

	PIN			
NO. NAME		DESCRIPTION		
1	SYNC	Frequency synchronization input pin. Applying a clock signal to this pin will force the device to switch at the clock frequency. If left unconnected, the frequency will default to 1 MHz.		
2	SS/TRK	Soft-start control pin. An internal 2-µA current source charges an external capacitor connected between this pin and AGND to set the output voltage ramp rate during startup. This pin can also be used to configure the tracking feature.		
3	EN	Active high enable input for the device. If not used, the EN pin can be left open, which goes high due to an internal current source.		
4	AVIN	Analog input voltage supply that generates the internal bias. It is recommended to connect PVIN to AVIN through a low pass RC filter to minimize the influence of input rail ripple and noise on the analog control circuitry.		
5,6,7	PVIN	Input voltage to the power switches inside the device. These pins should be connected together at the device. Place a low ESR input capacitance as close as possible to these pins.		
8,9,10	PGND	Power ground pins for the internal power switches.		
11-16	SW	Switch node pins. These pins should be tied together locally and connected to the filter inductor.		
17	PGOOD	Open-drain power good indicator.		
18	COMP	Compensation pin is connected to the output of the voltage loop error amplifier.		
19	FB	Feedback pin is connected to the inverting input of the voltage loop error amplifier.		
20	AGND	Quiet analog ground for the internal reference and bias circuitry.		
EP	Exposed Pad	Exposed metal pad on the underside of the package with an electrical and thermal connection to PGND. TI recommends connecting this pad to the PC board ground plane in order to improve thermal dissipation.		

Product Folder Links: LM21212-1



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(1)(2)

	MIN	MAX	UNIT
PVIN <sup>(3)</sup> , AVIN to GND	-0.3	6	٧
SW <sup>(4)</sup> , EN, FB, COMP, PGOOD, SS/TRK to GND	-0.3		V
Lead temperature (soldering, 10 sec.)		260	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The PVIN pin can tolerate transient voltages up to 6.5 V for a period of up to 6 ns. These transients can occur during the normal operation of the device.
- (4) The SW pin can tolerate transient voltages up to 9 V for a period of up to 6 ns, and -1 V for a duration of 4 ns. These transients can occur during the normal operation of the device.

## 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor to each pin.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
PVIN, AVIN to GND	2.95	5.5	٧
Junction temperature	-40	125	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
	20 PINS	
Junction-to-ambient thermal resistance (2)	24	°C/W

- For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.
- (2) Thermal measurements were performed on a 2 x 2 inch, 4 layer, 2 oz. copper outer layer, 1 oz .copper inner layer board with twelve 8 mil. vias underneith the EP of the device and an additional sixteen 8 mil. vias under the unexposed package.

Product Folder Links: LM21212-1



### 7.5 Electrical Characteristics

Unless otherwise stated, the following conditions apply:  $V_{PVIN, AVIN} = 5 \text{ V}$ . Minimum and maximum limits are specified through test, design, or statistical correlation, and, *unless otherwise specified*, apply over the junction temperature  $(T_J)$  range of  $-40^{\circ}$ C to +125°C. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>FB</sub>	Feedback pin voltage	V <sub>IN</sub> = 2.95 V to 5.5 V	-1%	0.6	1%	V
$\Delta V_{OUT}/\Delta I_{OUT}$	Load Regulation			0.02		%V <sub>OUT</sub> /
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation			0.1		%V <sub>OUT</sub> /
R <sub>DSON HS</sub>	High Side Switch On Resistance	I <sub>SW</sub> = 12 A		7	9	mΩ
R <sub>DSON LS</sub>	Low Side Switch On Resistance	I <sub>SW</sub> = 12A		4.3	6	mΩ
I <sub>CLR</sub>	HS Rising Switch Current Limit		15	17	19	Α
I <sub>CLF</sub>	LS Falling Switch Current Limit			12		Α
V <sub>ZX</sub>	Zero Cross Voltage	T <sub>J</sub> = 25°C	-8	3	12	mV
IQ	Operating Quiescent Current			1.5	3	mA
I <sub>SD</sub>	Shutdown Quiescent Current	V <sub>EN</sub> = 0V		50	70	μΑ
V <sub>UVLO</sub>	AVIN Under Voltage Lockout	AVIN Rising	2.45	2.70	2.95	V
V <sub>UVLOHYS</sub>	AVIN Under Voltage Lockout Hysteresis		140	200	280	mV
V <sub>TRACKOS</sub>	SS/TRACK PIN accuracy (V <sub>SS</sub> - V <sub>FB</sub> )	0 < V <sub>TRACK</sub> < 0.55 V	- 10	6	20	mV
I <sub>SS</sub>	Soft-Start Pin Source Current		1.3	1.9	2.5	μΑ
t <sub>INTSS</sub>	Internal Soft-Start Ramp to Vref	C <sub>SS</sub> = 0	350	500	675	μs
t <sub>RESETSS</sub>	Device Reset to Soft-Start Ramp		50	110	200	μs
OSCILLATOR	₹		,			
f <sub>SYNCR</sub>	SYNC Frequency Range		300		1500	kHz
f <sub>DEFAULT</sub>	Default (no SYNC signal) Frequency		950	1000	1050	kHz
t <sub>SY_SW</sub>	Time from SYNC falling to $V_{SW}$ Rising			200		ns
t <sub>SY_MIN</sub>	Minimum SYNC pin pulse width, high or low			100		ns
t <sub>HSBLANK</sub>	HS OCP Blanking Time	Rising edge of SW to I <sub>CLR</sub> comparison		55		ns
t <sub>LSBLANK</sub>	LS OCP Blanking Time	Falling edge of SW to I <sub>CLF</sub> comparison		400		ns
t <sub>ZXBLANK</sub>	Zero Cross Blanking Time	Falling edge of SW to V <sub>ZX</sub> comparison		120		ns
t <sub>MINON</sub>	Minimum HS on-time			140		ns
ΔVramp	PWM Ramp p-p Voltage			0.8		V

Copyright © 2011–2019, Texas Instruments Incorporated



# **Electrical Characteristics (continued)**

Unless otherwise stated, the following conditions apply:  $V_{PVIN, AVIN} = 5 \text{ V}$ . Minimum and maximum limits are specified through test, design, or statistical correlation, and, *unless otherwise specified*, apply over the junction temperature  $(T_J)$  range of  $-40^{\circ}$ C to  $+125^{\circ}$ C. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR AMP	LIFIER					
V <sub>OL</sub>	Error Amplifier Open Loop Voltage Gain	ICOMP = -65 μA to 1 mA		95		dBV/V
GBW	Error Amplifier Gain- Bandwidth Product			11		MHz
I <sub>FB</sub>	Feedback Pin Bias Current	V <sub>FB</sub> = 0.6 V		1		nA
I <sub>COMPSRC</sub>	COMP Output Source Current			1		mA
I <sub>COMPSINK</sub>	COMP Output Sink Current			65		μΑ
POWERGOO	D					
V <sub>OVP</sub>	Overvoltage Protection Rising Threshold	V <sub>FB</sub> Rising	105	112.5	120	%V <sub>FB</sub>
V <sub>OVPHYS</sub>	Overvoltage Protection Hysteresis	V <sub>FB</sub> Falling		2		%V <sub>FB</sub>
V <sub>UVP</sub>	Undervoltage Protection Rising Threshold	V <sub>FB</sub> Rising	82	90	97	%V <sub>FB</sub>
V <sub>UVPHYS</sub>	Undervoltage Protection Hysteresis	V <sub>FB</sub> Falling		2.5		%V <sub>FB</sub>
t <sub>PGDGL</sub>	PGOOD Deglitch Low (OVP/UVP Condition Duration to PGOOD Falling)			15		μs
t <sub>PGDGH</sub>	PGOOD Deglitch High (minimum low pulse)			12		μs
R <sub>PGOOD</sub>	PGOOD Pull-down Resistance		10	20	40	Ω
I <sub>PGOODLEAK</sub>	PGOOD Leakage Current	V <sub>PGOOD</sub> = 5V		1		nA
LOGIC						
V <sub>IHSYNC</sub>	SYNC Pin Logic High	T <sub>J</sub> = 25°C	2			V
V <sub>ILSYNC</sub>	SYNC Pin Logic Low	T <sub>J</sub> = 25°C			0.8	V
V <sub>IHENR</sub>	EN Pin Rising Threshold	V <sub>EN</sub> Rising	1.2	1.35	1.45	V
V <sub>ENHYS</sub>	EN Pin Hysteresis		50	110	180	mV
I <sub>EN</sub>	EN Pin Pullup Current	V <sub>EN</sub> = 0 V		2		μΑ
THERMAL SH	HUTDOWN		·			
T <sub>THERMSD</sub>	Thermal Shutdown			165		°C
T <sub>THERMSDHYS</sub>	Thermal Shutdown Hysteresis			10		°C


Submit Documentation Feedback

Copyright © 2011–2019, Texas Instruments Incorporated



# 7.6 Typical Performance Characteristics

Unless otherwise specified:  $V_{VIN}=5V$ ,  $V_{OUT}=1.2V$ , L=  $0.56\mu H$  ( $1.8m\Omega$  R<sub>DCR</sub>),  $C_{SS}=33nF$ ,  $f_{SW}=1$  MHz,  $T_A=25^{\circ}C$  for efficiency curves, loop gain plots and waveforms, and  $T_J=25^{\circ}C$  for all others.




Copyright © 2011–2019, Texas Instruments Incorporated



# Typical Performance Characteristics (continued)

Unless otherwise specified:  $V_{VIN} = 5V$ ,  $V_{OUT} = 1.2V$ ,  $L = 0.56 \mu H$  (1.8m $\Omega$  R<sub>DCR</sub>),  $C_{SS} = 33 nF$ ,  $f_{SW} = 1$  MHz,  $T_A = 25 ^{\circ}C$  for efficiency curves, loop gain plots and waveforms, and  $T_J = 25$ °C for all others.








Figure 7. Non-Switching  $I_{AVIN}$  and  $I_{PVIN}$  vs Temperature








Figure 9. Enable Threshold and Hysteresis vs Temperature

Figure 10. UVLO Threshold and Hysteresis vs Temperature




Figure 11. Enable Low Current vs Temperature





Figure 12. OVP/UVP Threshold vs Temperature



# **Typical Performance Characteristics (continued)**

Unless otherwise specified:  $V_{VIN} = 5V$ ,  $V_{OUT} = 1.2V$ ,  $L = 0.56 \mu H$  (1.8m $\Omega$  R<sub>DCR</sub>),  $C_{SS} = 33 n F$ ,  $f_{SW} = 1$  MHz,  $T_A = 25 ^{\circ} C$  for efficiency curves, loop gain plots and waveforms, and T<sub>J</sub> = 25°C for all others.



Submit Documentation Feedback Copyright © 2011-2019, Texas Instruments Incorporated



# **Typical Performance Characteristics (continued)**

Unless otherwise specified:  $V_{VIN}=5V$ ,  $V_{OUT}=1.2V$ , L=  $0.56\mu H$  ( $1.8m\Omega$  R<sub>DCR</sub>),  $C_{SS}=33nF$ ,  $f_{SW}=1$  MHz,  $T_A=25^{\circ}C$  for efficiency curves, loop gain plots and waveforms, and  $T_J=25^{\circ}C$  for all others.




Figure 21. Output Overcurrent Condition




# 8 Detailed Description

#### 8.1 Overview

The LM21212-1 switching regulator features all of the functions necessary to implement an efficient low voltage buck regulator using a minimum number of external components. This easy to use regulator features two integrated switches and is capable of supplying up to 12A of continuous output current. The regulator utilizes voltage mode control with trailing edge modulation to optimize stability and transient response over the entire output voltage range. The device can operate at high switching frequency allowing use of a small inductor while still achieving high efficiency. The precision internal voltage reference allows the output to be set as low as 0.6V. Fault protection features include: current limiting, thermal shutdown, over voltage protection, and shutdown capability. The device is available in the HTSSOP-20 package featuring an exposed pad to aid thermal dissipation. The LM21212-1 can be used in numerous applications to efficiently step-down from a 5V or 3.3V bus.

# 8.2 Functional Block Diagram



Copyright © 2011–2019, Texas Instruments Incorporated



### 8.3 Feature Description

#### 8.3.1 Frequency Synchronization

The sync (SYNC) pin allows the LM21212-1 to be switched at an external clock frequency. When a clock signal is present on the SYNC pin within the allowable frequency range, 300 kHz to 1.5 MHz, the device will synchronize the turn-on of the high side FET (switch rising) to the negative edge of the clock signal, as seen in Figure 22. If no clock signal is present, the LM21212-1 will default to a switching frequency of 1 MHz. The clock signal can be present on the SYNC pin before the device is powered on with no loading on the clock signal. Alternatively, if no clock is present while the device is powered up, it will begin switching at the default frequency of 1 MHz. Once the clock signal is present, the device will begin synchronizing to the clock frequency. The length of time necessary for the synchronization depends on the clock frequency.




Figure 22. Frequency Synchronization

#### 8.3.2 Precision Enable

The enable (EN) pin allows the output of the device to be enabled or disabled with an external control signal. This pin is a precision analog input that enables the device when the voltage exceeds 1.35V (typical). The EN pin has 110 mV of hysteresis and will disable the output when the enable voltage falls below 1.24V (typical). If the EN pin is not used, it can be left open, and will be pulled high by an internal 2  $\mu$ A current source. Since the enable pin has a precise turn-on threshold it can be used along with an external resistor divider network from VIN to configure the device to turn-on at a precise input voltage.

#### 8.3.3 UVLO

The LM21212-1 has a built-in undervoltage lockout protection circuit that keeps the device from switching until the input voltage reaches 2.7 V (typical). The UVLO threshold has 200 mV of hysteresis that keeps the device from responding to power-on glitches during start up. If desired the turnon in the design guide.

### 8.3.4 Current Limit

The LM21212-1 has current limit protection to avoid dangerous current levels on the power FETs and inductor. A current limit condition is met when the current through the high side FET exceeds the rising current limit level ( $I_{CLR}$ ). The control circuitry will respond to this event by turning off the high side FET and turning on the low side FET. This forces a negative voltage on the inductor, thereby causing the inductor current to decrease. The high-side FET will not conduct again until the lower current limit level ( $I_{CLF}$ ) is sensed on the low side FET. At this point, the device will resume normal switching.

Product Folder Links: LM21212-1

Copyright © 2011-2019, Texas Instruments Incorporated



### **Feature Description (continued)**

A current limit condition will cause the internal soft-start voltage to ramp downward. After the internal soft-start ramps below the feedback (FB) pin voltage, (nominally 0.6 V), FB begins to ramp downward, as well. This voltage foldback limits the power consumption in the device, thereby protecting the device from continuously supplying power to the load under a condition that does not fall within the device SOA. After the current limit condition is cleared, the internal soft-start voltage ramps up again. Figure 23 shows current limit behavior with  $V_{SS}$ ,  $V_{FB}$ ,  $V_{OUT}$  and  $V_{SW}$ .

#### 8.3.5 Short-Circuit Protection

In the unfortunate event that the output is shorted with a low impedance to ground, the LM21212-1 limits the current into the short by resetting the device. A short-circuit condition is sensed by a current-limit condition coinciding with a voltage on the FB pin that is lower than 100 mV. When this condition occurs, the device will begin its reset sequence, turning off both power FETs and discharging the soft-start capacitor after t<sub>RESETSS</sub> (nominally 110 µs). The device will then attempt to restart. If the short-circuit condition still exists, it will reset again, and repeat until the short-circuit is cleared. The reset prevents excess current flowing through the FETs in a highly inefficient manner, potentially causing thermal damage to the device or the bus supply.




Figure 23. Current Limit Conditions

#### 8.3.6 Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated, typically at 165°C, the LM21212-1 tri-states the power FETs and resets soft start. After the junction cools to approximately 155°C, the device starts up using the normal start up routine. This feature is provided to prevent catastrophic failures from accidental device overheating. Note that thermal limit will not stop the die from operating above the specified maximum operating temperature,125°C. Keep the die under 125°C to ensure correct operation.

Copyright © 2011-2019, Texas Instruments Incorporated



# **Feature Description (continued)**

#### 8.3.7 Power-Good Flag

The PGOOD pin provides the user with a way to monitor the status of the LM21212-1. In order to use the PGOOD pin, the application must provide a pull-up resistor to a desired DC voltage (i.e. Vin). PGOOD will respond to a fault condition by pulling the PGOOD pin low with the open-drain output. PGOOD will pull low on the following conditions - 1)  $V_{FB}$  moves above or below the  $V_{OVP}$  or  $V_{UVP}$ , respectively 2) The enable pin is brought below the enable threshold 3) The device enters a pre-biased output condition ( $V_{FB}$ > $V_{SS}$ ).

Figure 24 shows the conditions that will cause PGOOD to fall.




Figure 24. Pgood Conditions

# 8.3.8 Light Load Operation

The LM21212-1 offers increased efficiency when operating at light loads. Whenever the load current is reduced to a point where the peak to peak inductor ripple current is greater than two times the load current, the device enters the diode emulation mode preventing significant negative inductor current. The point at which this occurs is the critical conduction boundary and can be calculated by the following equation:

$$I_{BOUNDARY} = \frac{(V_{IN} - V_{OUT}) \times D}{2 \times L \times f_{SW}}$$

(1)



## **Feature Description (continued)**

Several diagrams are shown in Figure 25 illustrating continuous conduction mode (CCM), discontinuous conduction mode (DCM), and the boundary condition.

It can be seen that in diode emulation mode, whenever the inductor current reaches zero the SW node becomes high impedance. Ringing will occur on this pin as a result of the LC tank circuit formed by the inductor and the parasitic capacitance at the node. If this ringing is of concern an additional RC snubber circuit can be added from the switch node to ground.

At very light loads, usually below 100 mA, several pulses may be skipped in between switching cycles, effectively reducing the switching frequency and further improving light-load efficiency.




Figure 25. Modes of Operation for LM21212-1

# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The LM21212-1 is a monolithic synchronous point-of-load buck regulator that is capable of delivering up to 12 A of continuous output current while producing an output voltage down to 0.6 V with outstanding efficiency. The device is optimized to work over an input voltage range of 2.95 V to 5.5 V, making it suited for a wide variety of low voltage systems. The voltage mode control loop provides high noise immunity, narrow duty-cycle capability and can be compensated to be stable with any type of output capacitance, providing maximum flexibility and ease of use.

## 9.2 Typical Application




Figure 26. LM21212-1 Typical Application

#### 9.2.1 Detailed Design Procedure

## 9.2.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM21212-1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 9.2.1.2 Output Voltage

The first step in designing the LM21212-1 application is setting the output voltage. This is done by using a voltage divider between  $V_{OUT}$  and AGND, with the middle node connected to  $V_{FB}$ . When operating under steady-state conditions, the LM21212-1 will force  $V_{OUT}$  such that  $V_{FB}$  is driven to 0.6 V.

Product Folder Links: LM21212-1






Figure 27. Setting V<sub>OUT</sub>

A good starting point for the lower feedback resistor,  $R_{FB2}$ , is  $10k\Omega$ .  $R_{FB1}$  can then be calculated the following equation:

$$V_{OUT} = \frac{R_{FB1} + R_{FB2}}{R_{FB2}} 0.6V$$
 (2)

#### 9.2.1.3 Precision Enable

The enable (EN) pin of the LM21212-1 allows the output to be toggled on and off. This pin is a precision analog input. When the voltage exceeds 1.35 V, the controller will try to regulate the output voltage as long as the input voltage has exceeded the UVLO voltage of 2.7 V. There is an internal current source connected to EN so if enable is not used, the device will turn on automatically. If EN is not toggled directly the device can be preprogrammed to turn on at a certain input voltage higher than the UVLO voltage. This can be done with an external resistor divider from AVIN to EN and EN to AGND as shown below in Figure 28.




Figure 28. Enable Startup Through Vin

The resistor values of  $R_A$  and  $R_B$  can be relatively sized to allow EN to reach the enable threshold voltage depending on the input supply voltage. With the enable current source accounted for, the equation solving for  $R_A$  is shown below:

$$R_{A} = \frac{R_{B}(V_{PVIN} - 1.35V)}{1.35V - I_{EN}R_{B}}$$
(3)

In the above equation,  $R_A$  is the resistor from  $V_{IN}$  to enable,  $R_B$  is the resistor from enable to ground,  $I_{EN}$  is the internal enable pull-up current (2  $\mu$ A) and 1.35 V is the fixed precision enable threshold voltage. Typical values for  $R_B$  range from  $10k\Omega$  to  $100k\Omega$ .

#### 9.2.1.4 Soft Start

When EN has exceeded 1.35 V, and both PVIN and AVIN have exceeded the UVLO threshold, the LM21212-1 begins charging the output linearly to the voltage level dictated by the feedback resistor network. The LM21212-1 employs a user adjustable soft start circuit to lengthen the charging time of the output set by a capacitor from the soft start pin to ground. After enable exceeds 1.35V, an internal 2  $\mu$ A current source begins to charge the soft start capacitor. This allows the user to limit inrush currents due to a high output capacitance and not cause an over current condition. Adding a soft-start capacitor can also reduce the stress on the input rail. Larger capacitor values will result in longer start up times. Use tEquation 4 to approximate the size of the soft-start capacitor:



$$\frac{\mathsf{t}_{\mathsf{SS}}\,\mathsf{x}\,\mathsf{I}_{\mathsf{SS}}}{0.6\mathsf{V}}=\mathsf{C}_{\mathsf{SS}}\tag{4}$$

where  $I_{SS}$  is nominally 2  $\mu$ A and  $t_{SS}$  is the desired startup time. If  $V_{IN}$  is higher than the UVLO level and enable is toggled high the soft start sequence will begin. There is a small delay between enable transitioning high and the beginning of the soft start sequence. This delay allows the LM21212-1 to initialize its internal circuitry. Once the output has charged to 90% of the nominal output voltage the power good flag will transition high. This behavior is illustrated in Figure 29.




Figure 29. Soft Start Timing

As shown above, the size of the capacitor is influenced by the nominal feedback voltage level 0.6V, the soft-start charging current  $I_{SS}$  (2  $\mu$ A), and the desired soft start time. If no soft-start capacitor is used then the LM21212-1 defaults to a minimum startup time of 500  $\mu$ s. The LM21212-1 will not startup faster than 500  $\mu$ s. When enable is cycled or the device enters UVLO, the charge developed on the soft-start capacitor is discharged to reset the startup process. This also happens when the device enters short circuit mode from an over-current event.

#### 9.2.1.5 Inductor Selection

The inductor (L) used in the application will influence the ripple current and the efficiency of the system. The first selection criteria is to define a ripple current,  $\Delta I_L$ . In a buck converter, it is typically selected to run between 20% to 30% of the maximum output current. Figure 30 shows the ripple current in a standard buck converter operating in continuous conduction mode. Larger ripple current will result in a smaller inductance value, which will lead to a lower series resistance in the inductor, and improved efficiency. However, larger ripple current will also cause the device to operate in discontinuous conduction mode at a higher average output current.




Figure 30. Switch And Inductor Current Waveforms

Submit Documentation Feedback

Copyright © 2011–2019, Texas Instruments Incorporated



Once the ripple current has been determined, the appropriate inductor size can be calculated using the following equation:

$$L = \frac{(V_{IN} - V_{OUT}) \cdot D}{\Delta I_{I} \cdot f_{SW}}$$
 (5)

#### 9.2.1.6 Output Capacitor Selection

The output capacitor, C<sub>OUT</sub>, filters the inductor ripple current and provides a source of charge for transient load conditions. A wide range of output capacitors may be used with the LM21212-1 that provide various advantages. The best performance is typically obtained using ceramic, SP or OSCON type chemistries. Typical trade-offs are that the ceramic capacitor provides extremely low ESR to reduce the output ripple voltage and noise spikes, while the SP and OSCON capacitors provide a large bulk capacitance in a small volume for transient loading conditions.

When selecting the value for the output capacitor, the two performance characteristics to consider are the output voltage ripple and transient response. The output voltage ripple can be approximated by using the following formula:

$$\Delta V_{OUT} \approx \Delta I_{L} \times \left[ R_{ESR} + \frac{1}{8 \times f_{SW} \times C_{OUT}} \right]$$
 (6)

where  $\Delta V_{OUT}$  (V) is the amount of peak to peak voltage ripple at the power supply output,  $R_{ESR}$  ( $\Omega$ ) is the series resistance of the output capacitor, f<sub>SW</sub> (Hz) is the switching frequency, and C<sub>OUT</sub> (F) is the output capacitance used in the design. The amount of output ripple that can be tolerated is application specific; however a general recommendation is to keep the output ripple less than 1% of the rated output voltage. Keep in mind ceramic capacitors are sometimes preferred because they have very low ESR; however, depending on package and voltage rating of the capacitor the value of the capacitance can drop significantly with applied voltage. The output capacitor selection will also affect the output voltage droop during a load transient. The peak droop on the output voltage during a load transient is dependent on many factors; however, an approximation of the transient droop ignoring loop bandwidth can be obtained using the following equation:

$$V_{DROOP} = \Delta I_{OUTSTEP} \times R_{ESR} + \frac{L \times \Delta I_{OUTSTEP}^{2}}{C_{OUT} \times (V_{IN} - V_{OUT})}$$
(7)

where,  $C_{OUT}$  (F) is the minimum required output capacitance, L (H) is the value of the inductor,  $V_{DROOP}$  (V) is the output voltage drop ignoring loop bandwidth considerations,  $\Delta I_{OUTSTEP}$  (A) is the load step change,  $R_{ESR}$  ( $\Omega$ ) is the output capacitor ESR, V<sub>IN</sub> (V) is the input voltage, and V<sub>OUT</sub> (V) is the set regulator output voltage. Both the tolerance and voltage coefficient of the capacitor should be examined when designing for a specific output ripple or transient droop target.

#### 9.2.1.7 Input Capacitor Selection

Quality input capacitors are necessary to limit the ripple voltage at the PVIN pin while supplying most of the switch current during the on-time. Additionally, they help minimize input voltage droop in an output current transient condition. In general, it is recommended to use a ceramic capacitor for the input as it provides both a low impedance and small footprint. Use of a high grade dielectric for the ceramic capacitor, such as X5R or X7R, will provide improved over-temperature performance and also minimize the DC voltage derating that occurs with Y5V capacitors. The input capacitors C<sub>IN1</sub> and C<sub>IN2</sub> should be placed as close as possible to the PVIN and PGND

Non-ceramic input capacitors should be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating is given by the relationship:

$$I_{\text{IN-RMS}} = I_{\text{OUT}} \sqrt{D(1 - D)}$$
(8)

As indicated by the RMS ripple current equation, highest requirement for RMS current rating occurs at 50% duty cycle. For this case, the RMS ripple current rating of the input capacitor should be greater than half the output current. For best performance, low ESR ceramic capacitors should be placed in parallel with higher capacitance capacitors to provide the best input filtering for the device.

Copyright © 2011-2019, Texas Instruments Incorporated Submit Documentation Feedback



When operating at low input voltages (3.3V or lower), additional capacitance may be necessary to protect from triggering an under-voltage condition on an output current transient. This will depend on the impedance between the input voltage supply and the LM21212-1, as well as the magnitude and slew rate of the output transient.

The AVIN pin requires a 1- $\mu$ F ceramic capacitor to AGND and a 1 $\Omega$  resistor to PVIN. This RC network filters inherent noise on PVIN from the sensitive analog circuitry connected to AVIN.

## 9.2.1.8 Control Loop Compensation

The LM21212-1 incorporates a high bandwidth amplifier between the FB and COMP pins to allow the user to design a compensation network that matches the application. This section will walk through the various steps in obtaining the open loop transfer function.

There are three main blocks of a voltage mode buck switcher that the power supply designer must consider when designing the control system; the power train, modulator, and the compensated error amplifier. A closed loop diagram is shown in Figure 31.




Figure 31. Loop Diagram

The power train consists of the output inductor (L) with DCR (DC resistance  $R_{DCR}$ ), output capacitor (C<sub>0</sub>) with ESR (effective series resistance  $R_{ESR}$ ), and load resistance (R<sub>0</sub>). The error amplifier (EA) constantly forces FB to 0.6V. The passive compensation components around the error amplifier help maintain system stability. The modulator creates the duty cycle by comparing the error amplifier signal with an internally generated ramp set at the switching frequency.

There are three transfer functions that must be taken into consideration when obtaining the total open loop transfer function; COMP to SW (Modulator) , SW to  $V_{OUT}$  (Power Train), and  $V_{OUT}$  to COMP (Error Amplifier). The COMP to SW transfer function is simply the gain of the PWM modulator.

$$G_{PWM} = \frac{V_{in}}{\Delta V_{ramp}}$$
(9)

where  $\Delta V_{RAMP}$  is the oscillator peak-to-peak ramp voltage (nominally 0.8 V). The SW to COMP transfer function includes the output inductor, output capacitor, and output load resistance. The inductor and capacitor create two complex poles at a frequency described by:

$$f_{LC} = \frac{1}{2\pi} \sqrt{\frac{R_O + R_{DCR}}{L_{OUT}(R_O + R_{ESR})}}$$
(10)

In addition to two complex poles, a left half plane zero is created by the output capacitor ESR located at a frequency described by:



$$f_{esr} = \frac{1}{2\pi C_0 R_{esr}} \tag{11}$$

A Bode plot showing the power train response can be seen below.




Figure 32. Power Train Bode Plot

The complex poles created by the output inductor and capacitor cause a 180° phase shift at the resonant frequency as seen in Figure 32. The phase is boosted back up to -90° due to the output capacitor ESR zero. The 180° phase shift must be compensated out and phase boosted through the error amplifier to stabilize the closed loop response. The compensation network shown around the error amplifier in Figure 31 creates two poles, two zeros and a pole at the origin. Placing these poles and zeros at the correct frequencies will stabilize the closed loop response. The Compensated Error Amplifier transfer function is:

$$G_{EA} = K_{m} \frac{\left(\frac{s}{2\pi f_{Z1}} + 1\right) \left(\frac{s}{2\pi f_{Z2}} + 1\right)}{s \left(\frac{s}{2\pi f_{P1}} + 1\right) \left(\frac{s}{2\pi f_{P2}} + 1\right)}$$
(12)

The pole located at the origin gives high open loop gain at DC, translating into improved load regulation accuracy. This pole occurs at a very low frequency due to the limited gain of the error amplifier, however, it can be approximated at DC for the purposes of compensation. The other two poles and two zeros can be located accordingly to stabilize the voltage mode loop depending on the power stage complex poles and Q. Figure 33 is an illustration of what the Error Amplifier Compensation transfer function will look like.

Copyright © 2011–2019, Texas Instruments Incorporated




Figure 33. Type 3 Compensation Network Bode Plot

As seen in Figure 33, the two zeros ( $f_{LC}/2$ ,  $f_{LC}$ ) in the comensation network give a phase boost. This will cancel out the effects of the phase loss from the output filter. The compensation network also adds two poles to the system. One pole should be located at the zero caused by the output capacitor ESR ( $f_{ESR}$ ) and the other pole should be at half the switching frequency ( $f_{SW}/2$ ) to roll off the high frequency response. The dependancy of the pole and zero locations on the compensation components is described below.

$$f_{Z1} = \frac{f_{LC}}{2} = \frac{1}{2\pi R_{C1}C_{C1}}$$

$$f_{Z2} = f_{LC} = \frac{1}{2\pi (R_{C1} + R_{FB1})C_{C3}}$$

$$f_{P1} = f_{ESR} = \frac{1}{2\pi R_{C2}C_{C3}}$$

$$f_{P2} = \frac{f_{sw}}{2} = \frac{C_{C1} + C_{C2}}{2\pi R_{C1}C_{C1}C_{C2}}$$
(13)

An example of the step-by-step procedure to generate compensation component values using the typical application setup (see Figure 38) is given. The parameters needed for the compensation values are given in the table below.

Parameter	Value
V <sub>IN</sub>	5.0V
$V_{OUT}$	1.2V
I <sub>OUT</sub>	12A
f <sub>CROSSOVER</sub>	100 kHz
L	0.56 μH
R <sub>DCR</sub>	1.8 mΩ
C <sub>O</sub>	150 μF
R <sub>ESR</sub>	1.0 mΩ
$\Delta V_{RAMP}$	0.8V
f <sub>SW</sub>	500 kHz



where  $\Delta V_{RAMP}$  is the oscillator peak-to-peak ramp voltage (nominally 0.8V), and  $f_{CROSSOVER}$  is the frequency at which the open-loop gain is a magnitude of 1. It is recommended that the  $f_{crossover}$  not exceed one-fifth of the switching frequency. The output capacitance,  $C_O$ , depends on capacitor chemistry and bias voltage. For Multi-Layer Ceramic Capacitors (MLCC), the total capacitance will degrade as the DC bias voltage is increased. Measuring the actual capacitance value for the output capacitors at the output voltage is recommended to accurately calculate the compensation network. The example given here is the total output capacitance using the three MLCC output capacitors biased at 1.2V, as seen in the typical application schematic, Figure 38. Note that it is more conservative, from a stability standpoint, to err on the side of a smaller output capacitance value in the compensation calculations rather than a larger, as this will result in a lower bandwidth but increased phase margin.

First, a the value of  $R_{FB1}$  should be chosen. A typical value is  $10k\Omega$ . From this, the value of  $R_{C1}$  can be calculated to set the mid-band gain so that the desired crossover frequency is achieved:

$$R_{C1} = \frac{f_{crossover}}{f_{LC}} \cdot \frac{\Delta V_{RAMP}}{V_{IN}} \cdot R_{FB1}$$

$$= \frac{100 \text{ kHz}}{17.4 \text{ kHz}} \cdot \frac{0.8 \text{ V}}{5.0 \text{ V}} \cdot 10 \text{ k}\Omega$$

$$= 9.2 \text{ k}\Omega$$
(14)

Next, the value of  $C_{C1}$  can be calculated by placing a zero at half of the LC double pole frequency ( $f_{LC}$ ):

$$C_{C1} = \frac{1}{\pi f_{LC} R_{C1}}$$
  
= 1.99 nF

Now the value of C<sub>C2</sub> can be calculated to place a pole at half of the switching frequency (f<sub>SW</sub>):

$$C_{C2} = \frac{C_{C1}}{\pi f_{SW} R_{C1} C_{C1} - 1}$$
= 71 pF (16)

R<sub>C2</sub> can then be calculated to set the second zero at the LC double pole frequency:

$$R_{C2} = \frac{R_{FB1} f_{LC}}{f_{ESR} - f_{LC}}$$
$$= 166\Omega \tag{17}$$

Last,  $C_{C3}$  can be calculated to place a pole at the same frequency as the zero created by the output capacitor

$$C_{C3} = \frac{1}{2\pi f_{ESR} R_{C2}}$$
  
= 898 pF (18)

An illustration of the total loop response can be seen in Figure 34.







Figure 34. Loop Response

It is important to verify the stability by either observing the load transient response or by using a network analyzer. A phase margin between 45° and 70° is usually desired for voltage mode systems. Excessive phase margin can cause slow system response to load transients and low phase margin may cause an oscillatory load transient response. If the load step response peak deviation is larger than desired, increasing  $f_{CROSSOVER}$  and recalculating the compensation components may help but usually at the expense of phase margin.

# 9.2.2 Application Curves





# 10 Layout

## 10.1 Pcb Layout Considerations

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability.

Good layout can be implemented by following a few simple design rules.

- 1. Minimize area of switched current loops. In a buck regulator there are two loops where currents are switched at high slew rates. The first loop starts from the input capacitor, to the regulator PVIN pin, to the regulator SW pin, to the inductor then out to the output capacitor and load. The second loop starts from the output capacitor ground, to the regulator GND pins, to the inductor and then out to the load (see Figure 37). To minimize both loop areas, the input capacitor should be placed as close as possible to the VIN pin. Grounding for both the input and output capacitor should be close. Ideally, a ground plane should be placed on the top layer that connects the PGND pins, the exposed pad (EP) of the device, and the ground connections of the input and output capacitors in a small area near pin 10 and 11 of the device. The inductor should be placed as close as possible to the SW pin and output capacitor.
- 2. Minimize the copper area of the switch node. The six SW pins should be routed on a single top plane to the pad of the inductor. The inductor should be placed as close as possible to the switch pins of the device with a wide trace to minimize conductive losses. The inductor can be placed on the bottom side of the PCB relative to the LM21212-1, but care must be taken to not allow any coupling of the magnetic field of the inductor into the sensitive feedback or compensation traces.
- 3. Have a solid ground plane between PGND, the EP and the input and output cap. ground connections. The ground connections for the AGND, compensation, feedback, and soft-start components should be physically isolated (located near pin 1 and 20) from the power ground plane but a separate ground connection is not necessary. If not properly handled, poor grounding can result in degraded load regulation or erratic switching behavior.
- 4. Carefully route the connection from the VOUT signal to the compensation network. This node is high impedance and can be susceptible to noise coupling. The trace should be routed away from the SW pin and inductor to avoid contaminating the feedback signal with switch noise.
- 5. Make input and output bus connections as wide as possible. This reduces any voltage drops on the input or output of the converter and can improve efficiency. Voltage accuracy at the load is important so make sure feedback voltage sense is made at the load. Doing so will correct for voltage drops at the load and provide the best output accuracy.
- 6. Provide adequate device heatsinking. For most 12A designs a four layer board is recommended. Use as many vias as is possible to connect the EP to the power plane heatsink. The vias located underneith the EP will wick solder into them if they are not filled. Complete solder coverage of the EP to the board is required to achieve the θ<sub>JA</sub> values described in the previous section. Either an adequate amount of solder must be applied to the EP pad to fill the vias, or the vias must be filled during manufacturing. See the Thermal Considerations section to ensure enough copper heatsinking area is used to keep the junction temperature below 125°C.




Figure 37. Schematic Of Lm21212-1 Highlighting Layout Sensitive Nodes



# **Pcb Layout Considerations (continued)**




Figure 38. Typical Application Schematic 1

Table 1. Bill Of Materials ( $V_{IN} = 3.3 - 5.5v$ ,  $V_{OUT} = 1.2v$ ,  $I_{OUT} = 12a$ ,  $F_{SW} = 500 khz$ )

ID	DESCRIPTION	VENDOR	DADT NUMBER	OLIANTITY
IU	DESCRIPTION	VENDOR	PART NUMBER	QUANTITY
$C_F$	CAP, CERM, 1uF, 10V, +/-10%, X7R, 0603	MuRata	GRM188R71A105KA61D	1
$\begin{array}{c} C_{IN1},C_{IN2},C_{IN3},\\ C_{O1},C_{O2},C_{O3} \end{array}$	CAP, CERM, 100uF, 6.3V, +/-20%, X5R, 1206	MuRata	GRM31CR60J107ME39L	6
C <sub>C1</sub>	CAP, CERM, 1800pF, 50V, +/-5%, C0G/NP0, 0603	TDK	C1608C0G1H182J	1
C <sub>C2</sub>	CAP, CERM, 68pF, 50V, +/-5%, C0G/NP0, 0603	TDK	C1608C0G1H680J	1
C <sub>C3</sub>	CAP, CERM, 820pF, 50V, +/-5%, C0G/NP0, 0603	TDK	C1608C0G1H821J	1
$C_{SS}$	CAP, CERM, 0.033uF, 16V, +/-10%, X7R, 0603	MuRata	GRM188R71C333KA01D	1
Lo	Inductor, Shielded Drum Core, Powdered Iron, 560nH, 27.5A, 0.0018 ohm, SMD	Vishay-Dale	IHLP4040DZERR56M01	1
$R_{F}$	RES, 1.0 ohm, 5%, 0.1W, 0603	Vishay-Dale	CRCW06031R00JNEA	1
R <sub>C1</sub>	RES, 9.31k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW06039K31FKEA	1
R <sub>C2</sub>	RES, 165 ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW0603165RFKEA	1
R <sub>FB1</sub> , R <sub>FB2</sub> , R <sub>PGOOD</sub>	RES, 10k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060310K0FKEA	3






Figure 39. Typical Application Schematic 2

Table 2. Bill Of Materials ( $V_{IN} = 4 \text{ V} - 5.5 \text{ V}$ ,  $V_{OUT} = 0.9 \text{ v}$ ,  $I_{OUT} = 8 \text{ a}$ ,  $F_{SW} = 1 \text{ mhz}$ )

DESCRIPTION	VENDOR	PART NUMBER	QUANTITY
CAP, CERM, 1uF, 10V, +/-10%, X7R, 0603	MuRata	GRM188R71A105KA61D	1
CAP, CERM, 100uF, 6.3V, +/-20%, X5R, 1206	MuRata	GRM31CR60J107ME39L	3
CAP, CERM, 1800pF, 50V, +/-5%, C0G/NP0, 0603	MuRata	GRM1885C1H182JA01D	1
CAP, CERM, 68pF, 50V, +/-5%, C0G/NP0, 0603	TDK	C1608C0G1H680J	1
CAP, CERM, 470pF, 50V, +/-5%, C0G/NP0, 0603	TDK	C1608C0G1H471J	1
CAP, CERM, 0.033uF, 16V, +/-10%, X7R, 0603	MuRata	GRM188R71C333KA01D	1
Inductor, Shielded Drum Core, Superflux, 240nH, 20A, 0.001 ohm, SMD	Wurth Elektronik eiSos	744314024	1
RES, 1.0 ohm, 5%, 0.1W, 0603	Vishay-Dale	CRCW06031R00JNEA	1
RES, 4.87k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW06034K87FKEA	1
RES, 210 ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW0603210RFKEA	1
RES, 10k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060310K0FKEA	3
RES, 19.6k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060319K6FKEA	1
RES, 20.0k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060320K0FKEA	1
(	CAP, CERM, 1uF, 10V, +/-10%, X7R, 0603  CAP, CERM, 100uF, 6.3V, +/-20%, X5R, 1206  CAP, CERM, 1800pF, 50V, +/-5%, C0G/NP0, 0603  CAP, CERM, 68pF, 50V, +/-5%, C0G/NP0, 0603  CAP, CERM, 470pF, 50V, +/-5%, C0G/NP0, 0603  CAP, CERM, 470pF, 50V, +/-5%, C0G/NP0, 0603  CAP, CERM, 0.033uF, 16V, +/-10%, X7R, 0603  Inductor, Shielded Drum Core, Superflux, 240nH, 20A, 0.001 ohm, SMD  RES, 1.0 ohm, 5%, 0.1W, 0603  RES, 4.87k ohm, 1%, 0.1W, 0603  RES, 210 ohm, 1%, 0.1W, 0603  RES, 10k ohm, 1%, 0.1W, 0603	CAP, CERM, 1uF, 10V, +/-10%, X7R, 0603  CAP, CERM, 100uF, 6.3V, +/-20%, X5R, 1206  CAP, CERM, 1800pF, 50V, +/-5%, C0G/NP0, 0603  CAP, CERM, 68pF, 50V, +/-5%, C0G/NP0, 0603  CAP, CERM, 470pF, 50V, +/-5%, C0G/NP0, 0603  CAP, CERM, 470pF, 50V, +/-5%, TDK  CAP, CERM, 0.033uF, 16V, +/-10%, MuRata  CAP, CERM, 0.033uF, 16V, +/-10%, SMD  CAP, CERM, 0.033uF, 16V, +/-10%, Wurth Elektronik eiSos  RES, 1.0 ohm, 5%, 0.1W, 0603  RES, 1.0 ohm, 5%, 0.1W, 0603  RES, 4.87k ohm, 1%, 0.1W, 0603  RES, 210 ohm, 1%, 0.1W, 0603  RES, 10k ohm, 1%, 0.1W, 0603  Vishay-Dale  RES, 10k ohm, 1%, 0.1W, 0603  Vishay-Dale  RES, 19.6k ohm, 1%, 0.1W, 0603  Vishay-Dale	CAP, CERM, 1uF, 10V, +/-10%, X7R, 0603  CAP, CERM, 100uF, 6.3V, +/-20%, X5R, 1206  CAP, CERM, 1800pF, 50V, +/-5%, COG/NP0, 0603  CAP, CERM, 68pF, 50V, +/-5%, COG/NP0, 0603  CAP, CERM, 470pF, 50V, +/-5%, COG/NP0, 0603  CAP, CERM, 470pF, 50V, +/-5%, TDK  CAP, CERM, 470pF, 50V, +/-5%, COG/NP0, 0603  CAP, CERM, 470pF, 50V, +/-5%, TDK  C1608C0G1H471J  COG/NP0, 0603  CAP, CERM, 0.033uF, 16V, +/-10%, X7R, 0603  Inductor, Shielded Drum Core, Superflux, 240nH, 20A, 0.001 ohm, SMD  RES, 1.0 ohm, 5%, 0.1W, 0603  RES, 4.87k ohm, 1%, 0.1W, 0603  Vishay-Dale  CRCW06031R00JNEA  RES, 210 ohm, 1%, 0.1W, 0603  Vishay-Dale  CRCW0603210RFKEA  RES, 10k ohm, 1%, 0.1W, 0603  Vishay-Dale  CRCW060310K0FKEA  RES, 19.6k ohm, 1%, 0.1W, 0603  Vishay-Dale  CRCW060319K6FKEA

### 10.2 Thermal Considerations

The thermal characteristics of the LM21212-1 are specified using the parameter  $\theta_{JA}$ , which relates the junction temperature to the ambient temperature. Although the value of  $\theta_{JA}$  is dependant on many variables, it still can be used to approximate the operating junction temperature of the device.

To obtain an estimate of the device junction temperature, one may use the following relationship:

$$T_{J} = P_{D} \cdot \theta_{JA} + T_{A} \tag{19}$$

and



## **Thermal Considerations (continued)**

$$P_{D} = P_{IN} \cdot (1 - \text{Efficiency}) - I_{OUT}^{2} \cdot R_{DCR}$$
(20)

Where:

 $T_J$  is the junction temperature in °C,  $P_{IN}$  is the input power in Watts ( $P_{IN} = V_{IN} \times I_{IN}$ ),  $\theta_{JA}$  is the junction to ambient thermal resistance for the LM21212-1,  $T_A$  is the ambient temperature in °C, and  $I_{OUT}$  is the output load current.

It is important to always keep the operating junction temperature (T<sub>J</sub>) below 125°C for reliable operation. If the junction temperature exceeds 165°C the device will cycle in and out of thermal shutdown. If thermal shutdown occurs it is a sign of inadequate heatsinking or excessive power dissipation in the device.

Figure 40, shown below, provides a better approximation of the  $\theta_{JA}$  for a given PCB copper area. The PCB used in this test consisted of 4 layers: 1oz. copper was used for the internal layers while the external layers were plated to 2oz. copper weight. To provide an optimal thermal connection, a 3 x 4 array of 8 mil. vias under the thermal pad were used, and an additional sixteen 8 mil. vias under the rest of the device were used to connect the 4 layers.




Figure 40. Thermal Resistance vs PCB Area (4 Layer Board)

Figure 41 shows a plot of the maximum ambient temperature vs output current for the typical application circuit shown in Figure 38, assuming a  $\theta_{JA}$  value of 24°C/W.




Figure 41. Maximum Ambient Temperature vs Output Current (0 LFM)

Submit Documentation Feedback

Copyright © 2011–2019, Texas Instruments Incorporated



# 11 Device and Documentation Support

# 11.1 Device Support

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

#### 11.1.2.1 Custom Design With Webench® Tools

Click here to create a custom design using the LM21212-1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 11.2 Receiving Notification Of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



# 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, And Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM21212MH-1/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM21212 MH-1	Samples
LM21212MHE-1/NOPB	ACTIVE	HTSSOP	PWP	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		LM21212 MH-1	Samples
LM21212MHX-1/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM21212 MH-1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- <sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liabilit	y arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jul-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM21212MHE-1/NOPB	HTSSOP	PWP	20	250	178.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LM21212MHX-1/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 20-Jul-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM21212MHE-1/NOPB	HTSSOP	PWP	20	250	210.0	185.0	35.0
LM21212MHX-1/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Reference JEDEC Registration MO-153, Variation ACT.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated